전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PCA84C441 데이터시트(PDF) 22 Page - NXP Semiconductors

부품명 PCA84C441
상세설명  8-bit microcontrollers with OSD and VST
PDF  40 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PHILIPS [NXP Semiconductors]
홈페이지  http://www.nxp.com
Logo PHILIPS - NXP Semiconductors

PCA84C441 데이터시트(HTML) 22 Page - NXP Semiconductors

Back Button PCA84C441 Datasheet HTML 18Page - NXP Semiconductors PCA84C441 Datasheet HTML 19Page - NXP Semiconductors PCA84C441 Datasheet HTML 20Page - NXP Semiconductors PCA84C441 Datasheet HTML 21Page - NXP Semiconductors PCA84C441 Datasheet HTML 22Page - NXP Semiconductors PCA84C441 Datasheet HTML 23Page - NXP Semiconductors PCA84C441 Datasheet HTML 24Page - NXP Semiconductors PCA84C441 Datasheet HTML 25Page - NXP Semiconductors PCA84C441 Datasheet HTML 26Page - NXP Semiconductors Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 40 page
background image
1996 Nov 29
22
Philips Semiconductors
Product specification
8-bit microcontrollers with OSD and VST
84C44X; 84C64X; 84C84X
12.6.1
DERIVATIVE REGISTER OSDCA
Table 11 Derivative register OSDCA (address 40H)
Table 12 Description of OSCDA bits
76543210
CC34
CC24
CC14
RBLK
ROUND
STBY
VLVL
HLVL
BIT SYMBOL
DESCRIPTION
7
CC34
Character colour code bits.
These bits are used for colour selection purposes. See Table 24.
6
CC24
5
CC14
4
RBLK
Raster blanking control (see Fig.24). When the RBLK bit is:
Logic 1, the VOB output is driven HIGH to display the OSD characters on a blank screen.
Logic 0, the VOB output returns to its normal output state on the trailing edge of VSYNCN.
3
ROUND
Character rounding control (see Figs 22 and 23). The rounding function generates half dots where
the corners of two dots meet. The rounding function also works with multiple cell characters.
When the ROUND bit is:
Logic 1, the rounding function is enabled.
Logic 0, the rounding function is disabled.
2
STBY
Stand-by. This bit is used to enable or disable the OSD facility. When the STBY bit is:
Logic 1, the OSD oscillator is disabled.
Logic 0, the OSD oscillator is enabled and the OSD facility is available.
1VLVL
Vertical synchronous signal level (see Fig.21).
This bit selects the active level of the VSYNCN input signal. When the VLVL bit is:
Logic 1, VSYNCN is active HIGH.
Logic 0, VSYNCN is active LOW.
0HLVL
Horizontal synchronous signal level (see Fig.21).
This bit selects the active level of the HSYNCN input signal. When the HLVL bit is:
Logic 1, HSYNCN is active HIGH.
Logic 0, HSYNCN is active LOW.
Fig.21 VSYNCN and HSYNCN active level.
handbook, full pagewidth
(VSYNCN)
HSYNCN
(HLVL = VLVL = 0)
(HLVL = VLVL = 1)
characters can be displayed
(VSYNCN)
HSYNCN
MCD180



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com