| 전자부품 데이터시트 검색엔진 |
|
WM8753LEB/V 데이터시트(PDF) 15 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8753LEB/V 데이터시트(HTML) 15 Page - Wolfson Microelectronics plc |
|
15 / 87 page ![]() WM8753L Advanced Information w AI Rev 3.1 June 2004 15 AUDIO INTERFACE TIMING – SLAVE MODE Figure 3 Digital Audio Data Timing – Slave Mode Test Conditions DCVDD = 1.42V, DBVDD = AVDD = HPVDD = SPKRVDD = PLLVDD = 3.3V, DGND = AGND = PLLGND = 0V, TA = +25 oC, Slave Mode, fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated. PARAMETER SYMBOL MIN TYP MAX UNIT Audio Data Input Timing Information BCLK / VXCLK cycle time tBCY 50 ns BCLK / VXCLK pulse width high tBCH 20 ns BCLK / VXCLK pulse width low tBCL 20 ns LRC / VXFS set-up time to BCLK / VXCLK rising edge tLRSU 10 ns LRC / VXFS hold time from BCLK / VXCLK rising edge tLRH 10 ns DACDAT / VXDIN hold time from BCLK / VXCLK rising edge tDH 10 ns ADCDAT / VXDOUT propagation delay from BCLK / VXCLK falling edge tDD 10 ns Note: 1. BCLK / VXCLK period should always be greater than or equal to MCLK / VXCLK period. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |