 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
WM8778EDS/R 데이터시트(PDF) 39 Page - Wolfson Microelectronics plc |
|
|
|||||||||||||||||||||||||||||
WM8778EDS/R 데이터시트(HTML) 39 Page - Wolfson Microelectronics plc |
|
|
39 / 50 page  Product Preview WM8778 w PP Rev 1.7 June 2004 39 REGISTER ADDRESS BIT LABEL DEFAULT DESCRIPTION 7:0 LDA[7:0] 11111111 (0dB) Digital Attenuation Data for Left Channel DACL in 0.5dB Steps. R3 (03h) 0000011 Digital Attenuation DACL 8 UPDATED Not latched Controls Simultaneous Update of all Attenuation Latches 0: Store LDA1 in intermediate latch (no change to output) 1: Store LDA1 and update attenuation on all channels 7:0 RDA[6:0] 11111111 (0dB) Digital Attenuation Data for Right Channel DACR in 0.5dB Steps. R4 (04h) 0000100 Digital Attenuation DACR 8 UPDATED Not latched Controls Simultaneous Update of all Attenuation Latches 0: Store RDA1 in intermediate latch (no change to output) 1: Store RDA1 and update attenuation on all channels. 7:0 MASTDA[7:0] 11111111 (0dB) Digital Attenuation Data for all DAC Channels in 0.5dB Steps. R5 (05h) 0000101 Master Digital Attenuation (All Channels) 8 UPDATED Not latched Controls Simultaneous Update of all Attenuation Latches 0: Store gain in intermediate latch (no change to output) 1: Store gain and update attenuation on all channels. R6 (06h) 0000110 Phase Swaps 1:0 PHASE 00 Controls Phase of DAC Outputs (LEFT, RIGHT Channel) 0: Sets non inverted output phase 1: inverts phase of DAC output 0 DZCEN 0 DAC Digital Volume Zero Cross Enable: 0: Zero Cross detect disabled 1: Zero Cross detect enabled 1 ATC 0 Attenuator Control: 0: All DACs use attenuations as programmed. 1: Right DAC uses left DAC attenuations 2 IZD 0 Infinite Zero Detection Circuit Control and Automute Control 0: Infinite zero detect automute disabled 1: Infinite zero detect automute enabled 3 TOD 0 DAC and ADC Analogue Zero Cross Detect Timeout Disable 0 : Timeout enabled 1: Timeout disabled DAC Output Control PL[3:0] Left Output Right Output PL[3:0] Left Output Right Output 0000 Mute Mute 1000 Mute Right 0001 Left Mute 1001 Left Right 0010 Right Mute 1010 Right Right 0011 (L+R)/2 Mute 1011 (L+R)/2 Right 0100 Mute Left 1100 Mute (L+R)/2 0101 Left Left 1101 Left (L+R)/2 0110 Right Left 1110 Right (L+R)/2 R7 (07h) 0000111 DAC Control 7:4 PL[3:0] 1001 0111 (L+R)/2 Left 1111 (L+R)/2 (L+R)/2 R8 (08h) 0001000 DAC Mute 0 DMUTE 0 DAC Channel Soft Mute Enables: 0: mute disabled 1: mute enabled |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
