WM8955LEFL datasheet(11/43 Pages) WOLFSON

11 / 43 page

Product Preview

WM8955L

Product Preview Rev 0.4 May2003

SIGNAL TIMING REQUIREMENTS

SYSTEM CLOCK TIMING

MCLK

MCLKL

MCLKH

MCLKY

Figure 1 System Clock Timing Requirements

Test Conditions

DBVDD = 3.3V, DGND = 0V, TA =+25

oC, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER

SYMBOL

MIN

TYP

MAX

UNIT

System Clock Timing Information

MCLK System clock pulse width high

tMCLKL

MCLK System clock pulse width low

tMCLKH

MCLK System clock cycle time

tMCLKY

AUDIO INTERFACE TIMING – MASTER MODE

BCLK

(Output)

DACLRC

(Output)

DACDAT

DST

DHT

Figure 2 Digital Audio Data Timing – Master Mode (see Control Interface)

Test Conditions

DBVDD = 3.3V, DGND = 0V, TA =+25

oC, Slave Mode fs = 48kHz, MCLK = 256fs, 24-bit data, unless otherwise stated.

PARAMETER

SYMBOL

MIN

TYP

MAX

UNIT

System Clock Timing Information

DACLRC propagation delayfrom BCLK falling edge

tDL

DACDAT setup time to BCLK rising edge

tDST

DACDAT hold time from BCLK rising edge

tDHT

AUDIO INTERFACE TIMING – SLAVE MODE

BCLK

DACLRC

BCH

BCL

BCY

DACDAT

LRSU

LRH

Figure 3 Digital Audio Data Timing – Slave Mode (see Control Interface)

WM8955LEFL 데이터시트(PDF) 11 Page - Wolfson Microelectronics plc

WM8955LEFL 데이터시트(HTML) 11 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

데이터시트 다운로드

링크 URL