WM8955LEFL datasheet(27/43 Pages) WOLFSON

27 / 43 page

Product Preview

WM8955L

Product Preview Rev 0.4 May2003

LEFT CHANNEL

RIGHT CHANNEL

DACLRC

BCLK

DACDAT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

Data Word Length (WL)

Note: Word length is defined bythe WL register.

Timing is shown with LRP = 1

Figure 11 Right JustifiedAudio Interface (assuming n-bit word length)

In I

2S mode, the MSB is available on the second rising edge of BCLK following a DACLRC transition.

The other bits up to the LSB are then transmitted in order. Depending on word length, BCLK

frequencyand sample rate, there maybe unused BCLK cycles between the LSB of one sample and

the MSB of the next.

LEFT CHANNEL

RIGHT CHANNEL

DACLRC

BCLK

DACDAT

1/fs

n-2 n-1

LSB

MSB

n-2 n-1

LSB

MSB

1BCLK

Data Word Length (WL)

Note: Word length is defined bythe WL register.

Timing is shown with LRP = 1

Figure 12 I

2S JustifiedAudio Interface (assuming n-bit word length)

In DSP mode, the left channel MSB is available on either the first or second rising edge of BCLK

(selectable byLRP) following a rising edge of DACLRC. Right channel data immediatelyfollows left

channel data. Depending on word length, BCLK frequencyand sample rate, there maybe unused

BCLK cycles between the LSB of the right channel data and the next sample.

LEFT CHANNEL

RIGHT CHANNEL

DACLRC

BCLK

DACDAT

n-2 n-1

LSB

MSB

n-2 n-1

1 BCLK

Data Word Length (WL)

Note: Word length is defined bythe WL register.

Timing is shown with LRP = 1

1/fs

Figure 13 DSP Mode Audio Interface (Mode A; LRP = 0)

WM8955LEFL 데이터시트(PDF) 27 Page - Wolfson Microelectronics plc

WM8955LEFL 데이터시트(HTML) 27 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43

데이터시트 다운로드

링크 URL