| 전자부품 데이터시트 검색엔진 |
|
LM98501CCVBH 데이터시트(PDF) 17 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
LM98501CCVBH 데이터시트(HTML) 17 Page - National Semiconductor (TI) |
|
17 / 24 page ![]() Register Memory Map Register Data The following section describes all available registers in the LM98501 register bank and their functions. PGA GAIN REGISTERS Register Name PGA Gain 0 Address 0 Hex Type Read/Write Reset Value 0000 0000 Binary Bit Bit Symbol Description [7:0] PGA Gain 0.0 dB–32.0 dB in 0.125 dB steps. Register Name PGA Gain 1 Address 1 Hex Type Read/Write Reset Value 0000 0000 Binary Bit Bit Symbol Description [7:0] PGA Gain 0.0 dB–32.0 dB in 0.125 dB steps. Register Name PGA Gain 2 Address 2 Hex Type Read/Write Reset Value 0000 0000 Binary Bit Bit Symbol Description [7:0] PGA Gain 0.0 dB–32.0 dB in 0.125 dB steps. Register Name PGA Gain 3 Address 3 Hex Type Read/Write Reset Value 0000 0000 Binary Bit Bit Symbol Description [7:0] PGA Gain 0.0 dB–32.0 dB in 0.125 dB steps. ANALOG OFFSET REGISTERS Register Name Analog Offset 0 Address 4 Hex Type Read/Write Reset Value 0000 0000 Binary Bit Bit Symbol Description [7:0] Signed Analog Offset Digital representation of the analog offset to be applied to the input of the PGA. See “Analog Offset” on page 15. Register Name Analog Offset 1 Address 5 Hex Type Read/Write Reset Value 0000 0000 Binary Bit Bit Symbol Description [7:0] Signed Analog Offset Digital representation of the analog offset to be applied to the input of the PGA. See “Analog Offset” on page 15. Register Name Analog Offset 2 Address 6 Hex Type Read/Write Reset Value 0000 0000 Binary Title Address Default Value PGA Gain 0 0000 0000 0000 (0d) PGA Gain 1 0001 0000 0000 (0d) PGA Gain 2 0010 0000 0000 (0d) PGA Gain 3 0011 0000 0000 (0d) Analog Offset 0 0100 0000 0000 (0d) Analog Offset 1 0101 0000 0000 (0d) Analog Offset 2 0110 0000 0000 (0d) Analog Offset 3 0111 0000 0000 (0d) CFA Configuration 0 1000 0000 0000 (0d) CFA Configuration 1 1001 0000 0000 (0d) CFA Definition 1010 XXXX 0000 (0d) Output Black Level 1011 0001 0000 (32d) Software Control 0 1100 0100 1110 (78d) Software Control 1 1101 XX00 0X00 (0d) Power Level Control 0 1110 1010 1010 (170d) Power Level Control 1 1111 0101 1010 (90d) FIGURE 12. Register Memory Map www.national.com 17 |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |