FT121Q-R datasheet(23/46 Pages) FTDI

23 / 46 page

Document No.: FT_000648

FT121 ENHANCED USB DEVICE CONTROLLER WITH SPI SLAVE IC

Datasheet Version 1.2

Clearance No.: FTDI#

312

Bit

Symbol

Reset

Description

Clock Running

0: internal clocks stop during USB suspend

1: internal clocks continue running during USB suspend

This bit must be set to ‘0’ for bus powered application in

order to meet the USB suspend current requirement.

Note: The programmed value will not be changed by a

bus reset.

Interrupt Mode

0: interrupt will not generate on NAK or Error

transactions

1: interrupt will generate on NAK and Error transactions

Note: The programmed value will not be changed by a

bus reset.

DP_Pullup

0: Pullup resistor on DP pin disabled

1: Pullup resistor on DP pin enabled when Vbus is

present

Note: The programmed value will not be changed by a

bus reset.

Reserved

Reserved, write to 0

7-6

Endpoint Configuration

Mode

0b’00

Set the endpoint configuration mode for EP2.

00: Mode 0 (Non-ISO Mode)

01: Mode 1 (ISO-OUT Mode)

10: Mode 2 (ISO-IN Mode)

11: Mode 3 (ISO-IO Mode)

In Enhanced Mode, these 2 bits are reserved. The

Endpoint Configuration will be done through separate

command. See “Set Endpoint Configuration” commands.

Table 6.5 Configuration Register (Byte 1)

Bit

Symbol

Reset

Description

3-0

Reserved

0b’1011

Reserved, write to 0b’1111

5-4

Reserved

0b’00

Reserved, write to 0

SET_TO_ONE

This bit must be set to 1

SOF-only Interrupt

Mode

0: normal operation

1: interrupt will generate on receiving SOF packet only,

regardless of the value of the Interrupt Pin Mode bit in

the Interrupt configuration register.

Table 6.6 Configuration Register (Byte 2)

FT121Q-R 데이터시트(PDF) 23 Page - Future Technology Devices International Ltd.

FT121Q-R 데이터시트(HTML) 23 Page - Future Technology Devices International Ltd.

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46

데이터시트 다운로드

링크 URL