| 전자부품 데이터시트 검색엔진 |
|
L9779WD-SPI 데이터시트(PDF) 109 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
L9779WD-SPI 데이터시트(HTML) 109 Page - STMicroelectronics |
|
109 / 141 page ![]() DocID027721 Rev 2 109/141 L9779WD-SPI Functional description 140 Read-only registers (ID and Diagnostic) have unique address 0x10 and are selected by 5bit sub-address in MOSI DI-DATA IN field. MISO DO returns 1 at D9 bit and 5bit sub address in ADD[4:0] field. Timing characteristics Figure 73. Timing characteristics diagram Table 53. Timing characteristics Symbol Parameter Conditions Min Max Units f op Transfer frequency Design Information - 8 MHz t sclk SCK period Design Information 125 - ns t lead Enable Lead time Design Information 525 - ns t lag Enable lag time Design Information 50 - ns t sclkhs SCK high time Design Information 38 - ns t sclkls SCK low time Design Information 38 - ns t sus DIN input setup time Design Information 20 - ns t hs DIN input hold time Design Information 20 - ns t a DO access time 50 pF load - 60 ns t dis DO disable time 50 pF load - 100 ns t vs DO output valid time 50 pF load - 66 ns t ho DO output hold time 50 pF load 0 - ns t r DO rise time 50 pF load - 30 ns t f DO fall time 50 pF load - 30 ns t csn CS negated time Design Information 640 - ns t sh SCK hold time Design Information 20 - ns t csgrt CS noise glitch rejection time - 50 300 ns t nodata SPI interframe time Design Information 1.5 - µs |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |