NSC800D datasheet(54/76 Pages) NSC

54 / 76 page

1212 InputOutput (Continued)

INDR

Data is input from the IO device at address (C) to memory

location (HL) then the HL memory pointer is byte counter B

are decremented The cycle is repeated until B e 0

(Note that B is tested for zero after it is decremented By

loading B initially with zero 256 data transfers will take

place)

(HL)

w (C)

S Undefined

w HL b 1

Z Set

w B b 1

H Undefined

Repeat until B e 0

PV Undefined

N Set

C NA

76543210

11101101

10110010

Timing

For B i 0

M cycles

T states

21 (4 5 3 4 5)

For B e 0

M cycles

T states

16 (4 5 3 4)

Addressing Mode

ImpliedSource

direct

Destination

(Note that after each data transfer cycle interrupts may be

recognized and two refresh cycles are performed)

OTDR

Data is output from memory location (HL) to the IO device

at port address (C) then the HL memory pointer and byte

counter B are decremented The cycle is repeated until B e

(Note that B is tested for zero after it is decremented By

loading B initially with zero 256 data transfers will take

place)

(C)

w (HL)

S Undefined

w HL b 1

Z Set

w B b 1

H Undefined

Repeat until B e 0

PV Undefined

N Set

C NA

76543210

11101101

10111011

Timing

For B i 0

M cycles

T states

21 (4 5 3 4 5)

For B e 0

M cycles

T states

16 (4 5 3 4)

Addressing Mode

ImpliedSource

direct

Destination

(Note that after each data transfer cycle the NSC800 will

accept interrupts and perform two refresh cycles)

1213 CPU Control

NOP

The CPU performs no operation

No flags affected

76543210

00000000

Timing

M cycles

T states

Addressing Mode

HALT

The CPU halts execution of the program Dummy op-code

fetches are performed from the next memory location to

keep the refresh circuits active until the CPU is interrupted

or reset from the halted state

No flags affected

76543210

01110110

Timing

M cycles

T states

Addressing Mode

Disable system level interrupts

IFF1

w 0

No flags affected

IFF2

w 0

76543210

11110011

Timing

M cycles

T states

Addressing Mode

The system level interrupts are enabled During execution of

this instruction and the next one the maskable interrupts

will be disabled

IFF1

w 1

No flags affected

IFF2

w 1

76543210

11111011

Timing

M cycles

T states

Addressing Mode

The CPU is placed in interrupt mode 0

No flags affected

76543210

11101101

01000110

Timing

M cycles

T states

8 (4 4)

Addressing Mode

NSC800D 데이터시트(PDF) 54 Page - National Semiconductor (TI)

NSC800D 데이터시트(HTML) 54 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76

데이터시트 다운로드

링크 URL