PC87309VLJ datasheet(141/192 Pages) NSC

141 / 192 page

Enhanced Serial Port - UART1 (Logical Device 3)

141

www.national.com

TABLE 6-3. Non-Extended Mode Interrupt Priorities

Event Identiﬁcation Register (EIR), Extended Mode

In Extended mode, each of the previously prioritized and

encoded interrupt sources is broken down into individual

bits. Each bit in this register acts as an interrupt pending

flag, and is set to 1 when the corresponding event occurred

or is pending, regardless of the IER register bit setting.

Bit 0 - Receiver High-Data-Level Event (RXHDL_EV)

When FIFOs are disabled, this bit is set to 1 when a

character is in the Receiver Holding Register.

When FIFOs are enabled, this bit is set to 1 when the

RX_FIFO is above threshold or an RX_FIFO time-out

has occurred.

Bit 1 - Transmitter Low-Data-Level Event (TXLDL_EV)

When FIFOs are disabled, this bit is set to 1 when the

Transmitter Holding Register is empty.

When FIFOs are enabled, this bit is set to 1 when the

TX_FIFO is below the threshold level.

Bit 2 - Line Status Event (LS_EV) or Transmitter Halted

Event (TXHLT_EV)

This bit is set to 1 when a receiver error or break condi-

tion is reported.

When FIFOs are enabled, the Parity Error(PE), Frame

Error(FE) and Break(BRK) conditions are only reported

when the associated character reaches the bottom of

the RX_FIFO. An Overrun Error (OE) is reported as

soon as it occurs.

Bit 3 - Modem Status Event (MS_EV)

In UART mode this bit is set to 1 when any of the 0 to 3

bits in the MSR register is set to 1.

Bit 4 - Reserved

Read/Write 0.

Bit 5 - Transmitter Empty (TXEMP_EV)

This bit is the same as bit 6 of the LSR register. It is set

to 1 when the transmitter is empty.

Bits 7,6 - Reserved

Read/Write 0.

EIR Bits

3 2 1 0

Interrupt Set and Reset Functions

Priority

Level

Interrupt Type

Interrupt Source

Interrupt Reset Control

0 0 0 1

−

None

−

0 1 1 0

Highest

Line Status

Parity error, framing error, data overrun

or break event

Read Line Status Register (LSR).

0 1 0 0

Second

Receiver High

Data Level

Event

Receiver Holding Register (RXD) full, or

RX_FIFO level equal to or above

threshold.

Reading the RXD or, RX_FIFO level

drops below threshold.

1 1 0 0

Second

RX_FIFO Time-

Out

At least one character is in the

RX_FIFO, and no character has been

input to or read from the RX_FIFO for 4

character times.

Reading the RXD port.

0 0 1 0

Third

Transmitter Low

Data Level

Event

Transmitter Holding Register or

TX_FIFO empty.

Reading the EIR Register if this

interrupt is currently the highest

priority pending interrupt, or writing

into the TXD port.

0 0 0 0

Fourth

Modem Status

Any transition on CTS, DSR or DCD or a

low to high transition on RI.

Reading the Modem Status Register

(MSR).

76543210

Reset

Required

Extended Mode, Read Cycles

Event Identification

Bank 0,

Reserved

TXEMP-EV

Reserved

RXHDL_EV

TXLDL_EV

MS_EV

LS_EV or TXHLT_EV

Offset 02h

PC87309VLJ 데이터시트(PDF) 141 Page - National Semiconductor (TI)

PC87309VLJ 데이터시트(HTML) 141 Page - National Semiconductor (TI)

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL