전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC87570 데이터시트(PDF) 36 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87570
상세설명  PC87570 Keyboard and Power Management Controller
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87570 데이터시트(HTML) 36 Page - National Semiconductor (TI)

Back Button PC87570 Datasheet HTML 32Page - National Semiconductor (TI) PC87570 Datasheet HTML 33Page - National Semiconductor (TI) PC87570 Datasheet HTML 34Page - National Semiconductor (TI) PC87570 Datasheet HTML 35Page - National Semiconductor (TI) PC87570 Datasheet HTML 36Page - National Semiconductor (TI) PC87570 Datasheet HTML 37Page - National Semiconductor (TI) PC87570 Datasheet HTML 38Page - National Semiconductor (TI) PC87570 Datasheet HTML 39Page - National Semiconductor (TI) PC87570 Datasheet HTML 40Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 36 / 168 page
background image
Bus Interface Unit (BIU)
36
www.national.com
3.3.3
Early Write Bus Cycle
If the BCFG.EWR configuration bit is 1, the BIU uses early
write bus cycles; this allows removal of the RD signal from
the memory device interface. The basic early write bus cy-
cle takes three clock cycles.
The cycle starts at T1, when the data bus is in TRI-STATE
and the address is placed on the address bus. RD is inac-
tive to indicate that this is a write bus cycle; then WR0-1 are
activated.
At the first TIW, or T2 (when there are no TIW cycles), the
data is placed on the data bus and the SELn (or SELIO) is
activated. The bus transaction is terminated at T3, when
SELn (or SELIO) becomes inactive; then WR0-1 become
inactive and the data bus is put in TRI-STATE. The address
remains valid until T3 is complete.
Thold clock cycles may follow T3, according to SZCF-
Gn.HOLD or IOCFG.HOLD (may be 0). The address and
data remains valid until the end of the last Thold cycle. The
data is put in TRI-STATE in the clock cycle after the last
Thold or T3 (if no Thold cycle is configured). See Figures 3-1,
3-2 and 3-3.
If a read bus cycle immediately follows an Early Write bus
cycle, an idle cycle is added between the two.
SZCFGn.HOLD
≠ 0
SZCFGn.WAIT
≠ 0
T2
SELn: inactive, WR0-1: inactive,
If SZCFGn.HOLD = 0 data put in TRI-STATE.
SZCFGn.WAIT = 0
Hold cycles completed
Address placed on A0-15,
WR(0-1): activated
Data placed
on D0-15,
SELn: active
Internal waits completed
SZCFGn.HOLD=0
Address on A0-15 invalid/changed
Data put in TRI-STATE
Data placed on D0-15,
SELn: active
Internal waits corresponding to SZCFGn.WAIT
T1
T2
Thold
Hold cycles according to SZCFGn.HOLD
TIW
T3
T1
end
begin
Figure 3-1. Early Write Bus Cycle
Note: Any reference to SZCFGn, also applies to the IOCFG Register.
Any reference to SELn, also applies to the SELIO signal.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com