전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC87570 데이터시트(PDF) 46 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87570
상세설명  PC87570 Keyboard and Power Management Controller
PDF  168 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87570 데이터시트(HTML) 46 Page - National Semiconductor (TI)

Back Button PC87570 Datasheet HTML 42Page - National Semiconductor (TI) PC87570 Datasheet HTML 43Page - National Semiconductor (TI) PC87570 Datasheet HTML 44Page - National Semiconductor (TI) PC87570 Datasheet HTML 45Page - National Semiconductor (TI) PC87570 Datasheet HTML 46Page - National Semiconductor (TI) PC87570 Datasheet HTML 47Page - National Semiconductor (TI) PC87570 Datasheet HTML 48Page - National Semiconductor (TI) PC87570 Datasheet HTML 49Page - National Semiconductor (TI) PC87570 Datasheet HTML 50Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 46 / 168 page
background image
Bus Interface Unit (BIU)
46
www.national.com
Bit 9 - Post Idle (IPST)
An idle cycle follows the current bus cycle, when the
next bus cycle is in a different zone
.
0: No idle cycle inserted
1: Idle cycle inserted
Bit 10 - Preliminary Idle ((IPR)
An idle cycle is inserted prior to the current bus cycle,
when this bus cycle is in a new zone
.
0: No idle cycle inserted
1: Idle cycle inserted
Bit 11 - Fast Read Enable (FRE)
FRE enables fast read bus cycles.
0: Fast read bus cycle disabled. Read bus cycle takes at
least two clock cycles (i.e., Normal Read bus cycle).
1: Fast read bus cycle enabled. Read bus cycle takes
one clock cycle.
3.6
USAGE HINTS
The following usage hints will help you configure the BIU to max-
imize PC87570 performance while avoiding contention on the
data bus.
1. In IRE environment, the access time to the internal ROM
can use zero wait and zero hold cycles, but not fast
reads. Therefore, program SZCFG1 fields as follows:
WAIT=000, HOLD=00, BRE=0, WBE=0, BW=1, FRE=0
(where BRE, WBE, BW and FRE are defaults).
2. To avoid data bus contention when a read bus cycle (no
Thold clock cycles) in one zone is followed by a read bus
cycle in another zone, program IPST and IPRE in the
different memory (I/O) zones as follows:
Note: When running boot code (zone 1) in IRE environ-
ment using the above configuration, performance is
much more efficient than in non-IRE environments.
However, this configuration is not valid in non-IRE
environments.
Environment
I/O Expansion
Configuration
IRE
Not used
Clear IPST and IPRE
in all zones
IRE
Used
Clear IPST and IPRE
in all zones, except
IOCFG.IPST=1
(default)
Non-IRE
Don’t care
Clear IPST and IPRE
in all zones, except
SZCFG1.IRE=1
SZCFG.IPST=1 and
IOCFG.IPST=1
(defaults)



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com