전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

TNETV1647GSTZWT 데이터시트(PDF) 231 Page - Texas Instruments

Click here to check the latest version.
부품명 TNETV1647GSTZWT
상세설명  Digital Media System-on-Chip
PDF  236 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

TNETV1647GSTZWT 데이터시트(HTML) 231 Page - Texas Instruments

Back Button TNETV1647GSTZWT Datasheet HTML 227Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 228Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 229Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 230Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 231Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 232Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 233Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 234Page - Texas Instruments TNETV1647GSTZWT Datasheet HTML 235Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 231 / 236 page
background image
TCK
TDO
TDI/TMS
1
7
2
3
RTCK
4
5
6
9
8
TMS320DM6441
www.ti.com
SPRS359E – SEPTEMBER 2006 – REVISED AUGUST 2010
Table 6-119. JTAG ID Register Selection Bit Descriptions
BIT
NAME
DESCRIPTION
Variant (4-Bit) value. DM6441 value: 0000 for silicon revisions 1.3 and earlier, and 0001 for
31:28
VARIANT
silicon revision 2.1 and later.
27:12
PART NUMBER
Part Number (16-Bit) value. DM6441 value: 1011 0111 0000 0000.
11-1
MANUFACTURER
Manufacturer (11-Bit) value. DM6441 value: 0000 0010 111.
0
LSB
LSB. This bit is read as a "1" for DM6441.
6.26.2
JTAG Test-Port Electrical Data/Timing
Table 6-120. Timing Requirements for JTAG Test Port (see Figure 6-84)
1.05 V and
1.2 V
NO.
UNIT
MIN
MAX
1
tc(TCK)
Cycle time, TCK
20
ns
2
tw(TCKH)
Pulse duration, TCK high
8
ns
3
tw(TCKL)
Pulse duration, TCK low
8
ns
4
tc(RTCK)
Cycle time, RTCK
20
ns
5
tw(RTCKH)
Pulse duration, RTCK high
10
ns
6
tw(RTCKL)
Pulse duration, RTCK low
10
ns
7
tsu(TDIV-RTCKH)
Setup time, TDI/TMS valid before RTCK high
10
ns
8
th(RTCKH-TDIV)
Hold time, TDI/TMS valid after RTCK high
1
ns
Table 6-121. Switching Characteristics Over Recommended Operating Conditions for JTAG Test Port
(see Figure 6-84)
1.05 V and
1.2 V
NO.
PARAMETER
UNIT
MIN
MAX
9
td(RTCKL-TDOV)
Delay time, RTCK low to TDO valid
15
ns
Figure 6-84. JTAG Test-Port Timing
Copyright © 2006–2010, Texas Instruments Incorporated
Peripheral and Electrical Specifications
231
Submit Documentation Feedback
Product Folder Link(s): TMS320DM6441



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com