TNETV1644ZDU6 datasheet(199/306 Pages) TI1

199 / 306 page

6.7.4

Clock PLL Electrical Data/Timing (Input and Output Clocks)

MXI/CLKIN

CLK_OUT0

(Divide-by-1)

TMS320DM6437

Digital Media Processor

www.ti.com

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

Table 6-19. Timing Requirements for MXI/CLKIN (1)(2)(3)(4) (see Figure 6-12)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

UNIT

MIN

MAX

tc(MXI)

Cycle time, MXI/CLKIN

33.3

tw(MXIH)

Pulse duration, MXI/CLKIN high

0.45C

0.55C

tw(MXIL)

Pulse duration, MXI/CLKIN low

0.45C

0.55C

tt(MXI)

Transition time, MXI/CLKIN

0.05C

tJ(MXI)

Period jitter, MXI/CLKIN

0.02C

Frequency Stability(5)

±50

ppm

(1)

The MXI/CLKIN frequency and PLL multiply factor should be chosen such that the resulting clock frequency is within the specific range

for CPU operating frequency. For example, for a -6 speed device with a 27 MHz CLKIN frequency, the PLL multiply factor should be

≤ 22.

(2)

The reference points for the rise and fall transitions are measured at VIL MAX and VIH MIN.

(3)

For more details on the PLL multiplier factors, see the TMS320DM63x DMP DSP Subsystem Reference Guide (literature number

SPRU978).

(4)

C = CLKIN cycle time in ns. For example, when MXI/CLKIN frequency is 27 MHz, use C = 37.037 ns.

(5)

Applies only when using the VPBE for NTSC or PAL compliant video. For video and audio applications, stability of the input clock is very

important. The user should select a clock with low enough ppm to ensure good video and audio quality for the specific application. If the

VPBE is used for NTSC or PAL compliant video output, TI recommends a 27-MHz, 50-ppm clock. For more details on this NTSC and

PAL compliant output video, see Section 6.10.2, Video Processing Back-End (VPBE).

Figure 6-12. MXI/CLKIN Timing

Table 6-20. Switching Characteristics Over Recommended Operating Conditions for CLKOUT0(1)(2)

(see Figure 6-13)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

PARAMETER

UNIT

MIN

MAX

Cycle time, CLKOUT0

33.3

tw(CLKOUT0H)

Pulse duration, CLKOUT0 high

0.45P

0.55P

tw(CLKOUT0L)

Pulse duration, CLKOUT0 low

0.45P

0.55P

tt(CLKOUT0)

Transition time, CLKOUT0

0.05P

(1)

The reference points for the rise and fall transitions are measured at VOL MAX and VOH MIN.

(2)

P = 1/CLKOUT0 clock frequency in nanoseconds (ns). For example, when CLKOUT0 frequency is 27 MHz, use P = 37.04 ns.

Figure 6-13. CLKOUT0 Timing

Submit Documentation Feedback

Peripheral Information and Electrical Specifications

199

TNETV1644ZDU6 데이터시트(PDF) 199 Page - Texas Instruments

TNETV1644ZDU6 데이터시트(HTML) 199 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL