TNETV1644ZDU6 datasheet(220/306 Pages) TI1

220 / 306 page

PCLK

(Positive Edge Clocking)

PCLK

(Negative Edge Clocking)

7, 9

HD/VD

CCD[15:0]

8, 10

11, 13

12, 14

C_WE/C_FIELD

PCLK

(Positive Edge Clocking)

CCD[15:0]

C_WE/C_FIELD

PCLK

(Positive Edge Clocking)

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

Figure 6-20. VPFE (CCD) Slave Mode Input Data Timing

Table 6-37. Timing Requirements for VPFE (CCD) Master Mode(1) (see Figure 6-21)

-7/-6/-5/-4

-L/-Q6/-Q5/-Q4

NO.

UNIT

MIN

MAX

tsu(CCDV-PCLK)

Setup time, CCD valid before PCLK edge

4.5

th(PCLK-CCDV)

Hold time, CCD valid after PCLK edge

tsu(CWEV-PCLK)

Setup time, C_WE valid before PCLK edge

4.5

th(PCLK-CWEV)

Hold time, C_WE valid after PCLK edge

(1)

The VPFE may be configured to operate in either positive or negative edge clocking mode. When in positive edge clocking mode the

rising edge of PCLK is referenced. When in negative edge clocking mode the falling edge of PCLK is referenced.

Figure 6-21. VPFE (CCD) Master Mode Input Data Timing

220

Peripheral Information and Electrical Specifications

Submit Documentation Feedback

TNETV1644ZDU6 데이터시트(PDF) 220 Page - Texas Instruments

TNETV1644ZDU6 데이터시트(HTML) 220 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL