TNETV1644ZDU6 datasheet(132/306 Pages) TI1

132 / 306 page

TMS320DM6437

Digital Media Processor

SPRS345D – NOVEMBER 2006 – REVISED JUNE 2008

www.ti.com

3.7.3.13.3 EMIFA/VPSS Sub-Block 0 Configuration Choices

Table 3-43 through Table 3-49 show the configuration choices in the EMIFA/VPSS Sub-Block 0. For

instructions on how to use the different configuration choices tables for the EMIFA/VPSS Block and

Sub-Blocks, see Section 3.7.3.13.1. Note: Italics in these tables indicate mandatory settings for a given

Minor Configuration option.

Before using Table 3-43 through Table 3-49 to configure the details of the EMIFA/VPSS Sub-Block 0, the

user should first select a Major Configuration Option for the EMIFA/VPSS Block (see Section 3.7.3.13.2).

After determining the Major Configuration Option (A, B, C, D, E, F, or G), the user can now use Table 3-43

through Table 3-49 to refine Sub-Block 0 pin selections:

1. Go to the table with the Major Configuration Option chosen from Table 3-42.

2. Each Major Configuration Option is further divided down into multiple Minor Configuration Options.

Select a Minor Configuration Option that best suits the application need.

3. Within the chosen Minor Configuration Option, further refine the detailed pin configurations by selecting

the settings of PINMUX0 fields CCDCSEL, HVDSEL, CWENSEL, CFLDSEL, CI10SEL, CI32SEL,

CI54SEL, and CI76SEL.

4. The PINMUX Selection Fields columns show the settings needed to program the PINMUX0 register

and PINMUX1.PCIEN field.

Table 3-43. EMIFA/VPSS Sub-Block 0 Configuration Choice A(1)

MAJOR

MINOR

PINMUX SELECTION FIELDS

RESULTING PERIPHERALS/PINS

CONFIG

PCIEN

AEM

AEAW

OTHERS

PCI

EMIFA

VPFE

# GPIO PINS

OPTION

Cfg Summary

No PCI

No EMIFA

No CCDC

21 GP pins

0 = GP[54,

CCDCSEL = 0

43:36]

HVDSEL = 0

0 = GP[53:52]

CWENSEL = 0

0 = GP[35]

000

CFLDSEL = 0

0 = GP[34]

CI10SEL = 0

0 = GP[45:44]

CI32SEL = 0

0 = GP[47:46]

CI54SEL = 0

0 = GP[49:48]

CI76SEL = 0

0 = GP[51:50]

8-to-16-bit

0-to-12 GP

Cfg Summary

No PCI

No EMIFA

CCDC

pins

1 = PCLK,

CCDCSEL = 1

YI[7:0]

HVDSEL = 0,1

1 = VD, HD

0 = GP[53:52]

CWENSEL = 0,1

1 = C_WE

0 = GP[35]

000

CFLDSEL = 0,1

1 = C_FIELD

0 = GP[34]

CI10SEL = 0,1

1 = CI[1:0]

0 = GP[45:44]

CI31SEL = 0,1

1 = CI[3:2]

0 = GP[47:46]

CI54SEL = 0,1

1 = CI[5:4]

0 = GP[49:48]

CI76SEL = 0,1

1 = CI[7:6]

0 = GP[51:50]

(1)

Italics indicate mandatory settings for a given Minor Configuration option.

132

Device Configurations

Submit Documentation Feedback

TNETV1644ZDU6 데이터시트(PDF) 132 Page - Texas Instruments

TNETV1644ZDU6 데이터시트(HTML) 132 Page - Texas Instruments

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL