전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

L6751 데이터시트(PDF) 22 Page - STMicroelectronics

부품명 L6751
상세설명  Digitally controlled dual PWM for Intel VR12 and AMD SVI
PDF  59 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

L6751 데이터시트(HTML) 22 Page - STMicroelectronics

Back Button L6751 Datasheet HTML 18Page - STMicroelectronics L6751 Datasheet HTML 19Page - STMicroelectronics L6751 Datasheet HTML 20Page - STMicroelectronics L6751 Datasheet HTML 21Page - STMicroelectronics L6751 Datasheet HTML 22Page - STMicroelectronics L6751 Datasheet HTML 23Page - STMicroelectronics L6751 Datasheet HTML 24Page - STMicroelectronics L6751 Datasheet HTML 25Page - STMicroelectronics L6751 Datasheet HTML 26Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 22 / 59 page
background image
Device configuration and pinstrapping tables
L6751
22/59
Doc ID 023992 Rev 1
4.2
Programming HiZ level
The L6751 is able to manage different levels for HiZ on PWMx guaranteeing flexibility in
driving different external drivers as well as DrMOS ICs.
After EN assertion and before soft-start, the device uses PWM1 and PWM2 to detect the
driver/DrMOS connected in order to program the suitable Hiz level of PWMx signals. During
regulation, the Hiz level is used to force the external MOSFETs in high impedance state.
–
PWM1 sources a constant 10
μA current, if its voltage results higher than 2.8 V,
HiZ level used during the regulation is 1.4 V, if lower, PWM2 information is used.
–
PWM2 is kept in HiZ, if its voltage results higher than 2 V, HiZ level used during the
regulation is 2 V, if lower, 1.6 V.
An external resistor divider can be placed on PWM1 and PWM2 to force the detection of the
correct HiZ level. They must be designed considering the external driver/DrMOS selected
and the HiZ level requested.
Table 6.
Device configuration
SVI address
DROOP (see Table 8)
IMAX / SIMAX
BOOT / TMAX
DPM
VR12
0000b
Enabled.
Table 8
Table 10
Supported
VR12(1) ()
0010b
0100b
MPhase: as per Table 9.
SPhase: disabled
AMD
n/a
MPhase: enabled. SPhase:
as per Table 9.
Ignored
TMAX(2)
supported
1.
In DDR mode, single-phase reference is multi-phase Vout/2 (JMode disabled).
2.
Refer to Table 10 and choose any of the resistor combinations leading to the desired TNMAX. Other settings are ignored.
Table 7.
Phase number programming
PHASE #
PWM1 to PWM3
PWM4
PWM5
PWM6
3
to driver
1 k
Ω to VCC5
4
to driver
1 k
Ω to VCC5
5
to driver
1 k
Ω to VCC5
6
to driver



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com