| 전자부품 데이터시트 검색엔진 |
|
SPC56EL70L3 데이터시트(PDF) 102 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SPC56EL70L3 데이터시트(HTML) 102 Page - STMicroelectronics |
|
102 / 128 page ![]() Electrical characteristics SPC56EL70L3, SPC56EL70L5,PC564L70L3, SPC564L70L5 102/128 DocID023953 Rev 5 Figure 12. Pad output delay 3.19 Reset sequence This section shows the duration for different reset sequences. It describes the different reset sequences and it specifies the start conditions and the end indication for the reset sequences. 3.19.1 Reset sequence duration Table 31 specifies the minimum and the maximum reset sequence duration for the five different reset sequences described in Section 3.19.2: Reset sequence description. 3Fast T 1 — 6 — — 4 — — 72 3 — 40 25 1 — 6 — — 7 — — 55 7 — 40 50 1 — 6 — —12 — —40 7 —40 100 1 — 6 — —18 — —25 7 —40 200 4 Symmetric T 1 — 8 — — 5 — —50 3 —25 25 1. Propagation delay from VDD_HV_IOx/2 of internal signal to Pchannel/Nchannel switch-on condition (i.e. t_PHL and t_PLH in Figure 12: Pad output delay ). 2. Slope at rising/falling edge(i.e. t_F and t_R in Figure 12: Pad output delay). 3. Data based on characterization results, not tested in production. Table 30. Pad AC specifications (3.3 V, IPP_HVE = 0)(1) (continued) No Pad Tswitchon1 (ns) Rise/Fall(2) (ns) Frequency (MHz) Current slew(3) (mA/ns) Load drive (pF) Min Typ Max Min Typ Max Min Typ Max Min Typ Max |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |