| 전자부품 데이터시트 검색엔진 |
|
SRC0 데이터시트(PDF) 8 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
SRC0 데이터시트(HTML) 8 Page - STMicroelectronics |
|
8 / 48 page ![]() Description SRC0 8/48 DocID026008 Rev 2 Figure 6. Block diagram 1. Internal pull-up resistor connected to PB input (see Table 5 for precise specifications). 2. Optional internal pull-up resistor connected to SR input (see Table 5 for precise specifications). 3. Internal pull-down resistor is connected to PSHOLD input only during startup (see Figure 7, 8, 9, 10, 11, 12, 13, and 18). VTH+ PB EN (EN) Smart logic Edge detector debounce SRD logic GND CSRD tREC generator INT RST PS HOLD VCC VCCLO VREF Glitch immunity PBOUT AM00237v3 1.5 V Edge detector debounce Glitch immunity + – VTH– + – SR R PSHOLD (3) V CC V CC R PB R SR (1) (2) |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |