ST72561J4-Auto datasheet(246/324 Pages) STMICROELECTRONICS

전자부품 데이터시트 검색엔진

ALLDATASHEET.CO.KR

ST72561J4-Auto 데이터시트(PDF) 246 Page - STMicroelectronics

부품명	ST72561J4-Auto

상세설명	Clock, reset and supply management

PDF	324 Pages

Scroll/Zoom	100%

제조업체	STMICROELECTRONICS [STMicroelectronics]

홈페이지	http://www.st.com

Logo

246 / 324 page

beCAN controller (beCAN)

ST72561-Auto

246/324

Doc ID 12370 Rev 8

Bit 0 = LBKM Loop Back Mode

Read/Set/Clear

0: loop back mode disabled

1: loop back mode enabled

CAN bit timing register 0 (CBTR0)

Read/ write

Reset value: 0000 0000 (00h)

Note:

This register can only be accessed by the software when the CAN hardware is in

configuration mode.

Bit 7:6 SJW[1:0] Resynchronization Jump Width

These bits define the maximum number of time quanta the CAN hardware is allowed to

lengthen or shorten a bit to perform the resynchronization.

Resynchronization Jump Width = (SJW+1).

Bit 5:0 BRP[5:0] Baud Rate Prescaler

These bits define the length of a time quantum.

tq = (BRP+1)/fCPU

For more information on bit timing, please refer to Bit timing.

SJW1

SJW0

BRP5

BRP4

BRP3

BRP2

BRP1

BRP0

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]
Alldatasheet는? \| 광고문의 \| 운영자에게 연락하기 \| 개인정보취급방침 \| 링크 투 데이터시트 \| 링크교환 \| 제조사별 검색 All Rights Reserved©Alldatasheet.com
Mirror Sites English : Alldatasheet.com \| English : Alldatasheet.net \| Chinese : Alldatasheetcn.com \| German : Alldatasheetde.com \| Japanese : Alldatasheet.jp Russian : Alldatasheetru.com \| Korean : Alldatasheet.co.kr \| Spanish : Alldatasheet.es \| French : Alldatasheet.fr \| Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com \| Polish : Alldatasheet.pl \| Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in \| Mexican : Alldatasheet.com.mx \| British : Alldatasheet.co.uk \| New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com \| icmetro.com

ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ]

Family Site : ic2ic.com | icmetro.com