 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
ST72361AR6-Auto 데이터시트(PDF) 96 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST72361AR6-Auto 데이터시트(HTML) 96 Page - STMicroelectronics |
|
|
96 / 279 page  PWM auto-reload timer (ART) ST72361xx-Auto 96/279 Doc ID 12468 Rev 3 Figure 45. Input capture timing diagram, fCOUNTER = fCPU / 4 11.2.9 External interrupt capability This mode allows the Input capture capabilities to be used as external interrupt sources. The interrupts are generated on the edge of the ARTICx signal. The edge sensitivity of the external interrupts is programmable (CSx bit of ARTICCSR register) and they are independently enabled through CIEx bits of the ARTICCSR register. After fetching the interrupt vector, the CFx flags can be read to identify the interrupt source. During HALT mode, the external interrupts can be used to wake up the micro (if the CIEx bit is set). In this case, the interrupt synchronization is done directly on the ARTICx pin edge (Figure 46). Figure 46. ART external interrupt in halt mode 04h COUNTER t fCOUNTER xxh 03h 04h ARTICx PIN CFx FLAG ICRx REGISTER INTERRUPT fCPU ICAP SAMPLED 05h 04h COUNTER t fCOUNTER xxh 03h 05h ARTICx PIN CFx FLAG ICRx REGISTER INTERRUPT fCPU ICAP SAMPLED 05h ARTICx PIN CFx FLAG t INTERRUPT |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
