| 전자부품 데이터시트 검색엔진 |
|
STM32F398VE 데이터시트(PDF) 15 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
STM32F398VE 데이터시트(HTML) 15 Page - STMicroelectronics |
|
15 / 151 page ![]() DocID027227 Rev 2 15/151 STM32F398VE Functional overview 55 3.7 Power management 3.7.1 Power supply schemes VSS, VDD = 1.8 V ± 8% V: external power supply for I/Os and the internal regulator. It is provided externally through VDD pins. VSSA, VDDA = 1.65 to 3.6 V: external analog power supply for ADC, DAC, comparators, operational amplifier, reset blocks, RCs and PLL. The minimum voltage to be applied to VDDA differs from one analog peripheral to another. Table 2 provides the summary of the VDDA ranges for analog peripherals. The VDDA voltage level must always be greater than or equal to the VDD voltage level and must be provided first. VBAT = 1.65 to 3.6 V: power supply for RT C, external clock 32 kHz oscillator and backup registers (through power switch which is guaranteed in the full range of VDD) when VDD is not present. 3.7.2 Power supply supervisor The device power-on reset (POR) is controlled through the external NPOR pin. The device remains in reset state when NPOR pin is held low. To guarantee a proper power-on reset, the NPOR pin must be held low when VDDA is applied. Then, when VDD is stable, the reset state can be exited through one of the following ways: by putting the NPOR pin in high impedance, NPOR pin has an internal pull up, or by forcing the pin to high level by connecting it to VDDA. 3.7.3 Low-power modes The STM32F398VE supports three low-power modes to achieve the best compromise between low power consumption, short startup time and available wakeup sources: Sleep mode In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can wake up the CPU when an interrupt/event occurs. Stop mode Stop mode achieves the lowest power consumption while retaining the content of SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC and the HSE crystal oscillators are disabled. The voltage regulator can also be put either in normal or in low-power mode. The device can be woken up from Stop mode by any of the EXTI line. The EXTI line source can be one of the 16 external lines, the RTC alarm, COMPx, I2Cx or U(S)ARTx. Table 2. External analog supply values for analog peripherals Analog peripheral Minimum VDDA supply Maximum VDDA supply ADC/COMP 1.8 V 3.6 V DAC/OPAMP 2.4 V 3.6 V |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |