전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

PC87415VCG 데이터시트(PDF) 32 Page - National Semiconductor (TI)

[Old version datasheet] Texas Instruments acquired National semiconductor.
부품명 PC87415VCG
상세설명  PCI-IDE DMA Master Mode Interface Controller
PDF  42 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  NSC [National Semiconductor (TI)]
홈페이지  http://www.national.com
Logo NSC - National Semiconductor (TI)

PC87415VCG 데이터시트(HTML) 32 Page - National Semiconductor (TI)

Back Button PC87415VCG Datasheet HTML 28Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 29Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 30Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 31Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 32Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 33Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 34Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 35Page - National Semiconductor (TI) PC87415VCG Datasheet HTML 36Page - National Semiconductor (TI) Next Button
Zoom Inzoom in Zoom Outzoom out
 32 / 42 page
background image
80 Electrical Characteristics (Continued)
84 AC TIMING SPECIFICATIONS
841 PCI Timing Specifications
The following AC timing specifications have been fully tested in silicon
Tested Timing Parameters
Symbol
Parameter
Min
Max
Units
Notes
t1a
PCI signals CBE FRAME
TRDY
Input Setup Time to CLK
5
ns
1
CLK High to IRQ14 VaIid
15
ns
The following AC timing specifications are based on simulation data except where noted
PCI Timing Parameters
Symbol
Parameter
Min
Max
Units
Notes
t0
CLK Period
30
ns
tHIGH
CLK High Time
11
ns
tLOW
CLK Low Time
11
ns
t1a
PCI Signals Input Setup Time to CLK
7 5
ns
1
(bussed signals)
t1b
PCI Signals Input Setup Time to CLK
10 12
ns
GNT
e
10 ns
(Point to Point)
GNT
e
12 ns
t2a
PCI Signals CLK to Output Valid
211
ns
(Busted Signals)
t2b
PCI Signals CLK to Output Valid
212
ns
(Point to Point)
CLK Slew Rate
1
4
Vns
RST
Slew Rate
50
mVns
tON
Float to Active Delay
2
ns
tOFF
Active to Float Delay
28
ns
tH
Input Hold Time from CLK
2
ns
tRST
Reset Active Time After Power Stable
1
ms
tRST-CLK
Reset Active Time After CLK Stable
100
m
s
tRST-OFF
Reset Active to Output Float Delay
40
ns
Note 1
Characterization of the PC87415 silicon shows a setup time of 5 ns for the following PCI signals CBE FRAME
and TRDY
All other PCI bus signals
have a setup time of 7 ns based on simulation data
http
www nationalcom
32



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com