| 전자부품 데이터시트 검색엔진 |
|
PC87415VCG 데이터시트(PDF) 4 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87415VCG 데이터시트(HTML) 4 Page - National Semiconductor (TI) |
|
4 / 42 page ![]() 40 Pin Description 41 PCI INTERFACE Name Type Description AD 310 IO MULTIPLEXED ADDRESS AND DATA The direction of these pins are defined below Phase Target Bus Master Address Phase Input Output Data Phase -Read Output Input -Write Input Output CBE 30 I COMMANDBYTE ENABLE are multiplexed Bus commands and Byte enables PAR IO PARITY is even parity across AD 310 and CBE 30 PAR is an input when AD 310 is an input it is an output when AD 310 is an output FRAME I0 CYCLE FRAME is driven by the initiator to indicate the beginning and duration of an access TRDY IO TARGET READY indicates that the current data phase of the transaction is ready to be completed IRDY IO INITIATOR READY indicates that the inltiator is ready to complete the current data phase of the transaction STOP O STOP indicates that the current target is requesting the initiator to stop the current transaction DEVSEL IO DEVICE SELECT when actively driven indicates the driving device has decoded its address as the target of the current access IDSEL I INITIALIZATION DEVICE SELECT is used as a chip select during configuration read and write transactions This input can be connected to one of the upper address lines AD 3111 PERR IO PARITY ERROR is used for reporting data parity errors during all PCI transactions except a Special Cycle PERR is an output when AD 310 and PAR are inputs it is an input when AD 310 and PAR are outputs SERR O SYSTEM ERROR is used for reporting address parity errors data parity errors on the Special Cycle command or any other system error where the result will be catastrophic When reporting address parity errors SERR is an output INTA O INTERRUPT Interrupt request A REQ O REQUEST indicates to the bus arbiter that this device wants to use the bus and become a bus master GNT I GRANT indicates to this device that access to the bus has been granted CLK I CLOCK 33 MHz PCI Clock RST I RESET PCI Reset http www nationalcom 4 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |