전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

STW81200 데이터시트(PDF) 28 Page - STMicroelectronics

부품명 STW81200
상세설명  Wideband RF PLL fractional/integer frequency synthesizer with integrated VCOs and LDOs
PDF  58 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  STMICROELECTRONICS [STMicroelectronics]
홈페이지  http://www.st.com
Logo STMICROELECTRONICS - STMicroelectronics

STW81200 데이터시트(HTML) 28 Page - STMicroelectronics

Back Button STW81200 Datasheet HTML 24Page - STMicroelectronics STW81200 Datasheet HTML 25Page - STMicroelectronics STW81200 Datasheet HTML 26Page - STMicroelectronics STW81200 Datasheet HTML 27Page - STMicroelectronics STW81200 Datasheet HTML 28Page - STMicroelectronics STW81200 Datasheet HTML 29Page - STMicroelectronics STW81200 Datasheet HTML 30Page - STMicroelectronics STW81200 Datasheet HTML 31Page - STMicroelectronics STW81200 Datasheet HTML 32Page - STMicroelectronics Next Button
Zoom Inzoom in Zoom Outzoom out
 28 / 58 page
background image
Circuit description
STW81200
28/58
DocID025943 Rev 7
Figure 30. PFD diagram
7.5
Lock detect
The lock detector indicates the lock state for the PLL. The lock condition is detected by
comparing the UP and DOWN outputs of the digital Phase Frequency Detector
A CMOS logic output signal indicates the lock state; the polarity of the output signal can be
inverted using the LD_ACTIVELOW bit.
The lock condition occurs when the delay between the edges of UP and DOWN signals is
lower than a specific value (3-bit programmable from 2 ns to 16 ns) and this condition is
stable for a specific number of consecutive PFD cycles (3-bit programmable counter from 4
to 4096 cycles).
This flexibility is needed by the lock detector circuitry to work properly with all the possible
different PLL setups (Integer-N, Fractional-N, different PFD frequencies and so on).
7.6
Charge pump
This block drives two matched current sources, Iup and Idown, which are controlled
respectively by the UP and DOWN PFD outputs. The nominal value of the output current
(ICP) can be set by a 5-bit word.
The minimum value of the output current (ICP) is 158 µA.
The charge pump also includes a compensation circuit to take into account the KVCO
variation versus VCO control voltage, which changes with temperature and process for a
specified frequency. The KVCO compensation block adjusts the nominal ICP value,
minimizing the variation of the product ICP x KVCO to keep the PLL bandwidth constant for
the specified frequency.
In order to compensate the change of KVCO over frequency, the user should manually adjust
the ICP value to keep the PLL bandwidth constant.
In addition, the charge-pump output stage can operate with a 2.5 V to 5.0 V supply voltage.
The LDO_4V5 regulator, programmable at 2.6 V, 3.3 V and 4.5 V, can be used for this
purpose. The CP_SUPPLY_MODE[1:0] field (ST4 Register) must be set according to the
supply voltage.
Up
Down
ABL
Delay
DFF
R
R
DFF
VDD
Fref
Fref
VDD



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com