 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
PC87334VLJ 데이터시트(PDF) 98 Page - National Semiconductor (TI) |
|
|
|
|||||||||||||||||||||||||||||
PC87334VLJ 데이터시트(HTML) 98 Page - National Semiconductor (TI) |
|
|
98 / 102 page  100 Electrical Characteristics (Continued) 10315 Enhanced Parallel Port Timing Symbol Parameter Conditions Min Max Units tWW WRITE Active from WR Active (Note 1) 45 ns tWST DSTRB or ASTRB Active from EPP 17 45 ns WR Active (Notes 1 2) EPP 19 65 ns tWEST DSTRB or ASTRB Active after EPP 17 0 ns WRITE Active EPP 19 10 ns tWPDh PD0 – 7 Hold after DSTRB or ASTRB Inactive 50 ns tHRW IOCHRDY Active after WAIT Active EPP 17 40 ns (Note 3) tWPDS PD0 – 7 Valid after WRITE Active D0 – 7 is Stable 15 ns 15 ns before WR Active tEPDW PD0 – 7 Valid 80 ns tEPDh PD0 – 7 Invalid after DSTRB or ASTRB Inactive 0 ns tZWSa ZWS Valid after WR or RD Active 45 ns tZWSh ZWS Hold after WR or RD Inactive 0 ns Note 1 tWST and tWW are valid in EPP 19 only if WAIT is low when WR becomes active else tWST and tWW are measured from WAIT Note 2 The PC87334 design guarantees that WRITE will not change from low to high before DSTRB or ASTRB goes from low to high Note 3 In EPP 19 IOCHRDY is measured from WR or RD TLC12039 – 42 FIGURE 10-17 Enhanced Parallel Port Timing 98 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
