R5F56519FDFP datasheet(15/190 Pages) RENESAS

15 / 190 page

RX65N Group, RX651 Group

1. Overview

R01DS0276EJ0100 Rev.1.00

Page 15 of 190

Aug 24, 2016

1.3

Block Diagram

Figure 1.2 shows a block diagram.

Figure 1.2

Block Diagram

SCIi × 2 channels

ETHERC × 1 channel

External bus

BSC

Clock

generation

circuit

RX CPU

RAM

Port 0

Port 1

Port 2

Port 3

Port 4

Port 5

Port 6

Port 7

Port 8

Port 9

Port A

Port B

Port C

DTCb

DMACAa ×

8 channels

ICUB

Port D

Port E

Port F

Port J

MPU

EDMACa ×

1 channel

EXDMACa

Temperature sensor

12-bit DAC × 2 channels

RIICa × 2 channels

RTCd

CMTW × 1 channel (unit 1)

CMTW × 1 channel (unit 0)

CMT × 2 channels (unit 1)

CMT × 2 channels (unit 0)

TMRb × 2 channels (unit 1)

TMRb × 2 channels (unit 0)

PPG (unit 1)

PPG (unit 0)

TPUa × 6 channels (unit 0)

POE3a

CAN × 2 channels

USBb × 1 port

SCIh × 1 channel

SCIg × 10 channels

CRCA

DOC

CAC

IWDTa

WDTA

PDC

MMCIF

SDHI

Standby RAM

12-bit ADF × 21 channels (unit 1)

12-bit ADF × 8 channels (unit 0)

QSPI

RNGa

ROM

MTU3a × 9 channels

RSPIc × 3 channels

AESa

SDSI

ETHERC:

Ethernet controller

EDMACa:

DMA controller for ethernet controller

ICUB:

Interrupt controller

DTCb

Data transfer controller

DMACAa:

DMA controller

EXDMACa:

EXDMA controller

BSC:

Bus controller

WDTA:

Watchdog timer

IWDTa:

Independent watchdog timer

CRCA:

CRC (cyclic redundancy check) calculator

SCIg, SCIh, SCIi: Serial communications interface

USBb:

USB2.0 FS host/function module

RSPIc:

Serial peripheral interface

MPU:

Memory protection unit

QSPI:

Quad serial peripheral interface

SDHI:

SD host interface*1

SDSI:

SD slave interface*1

MMCIF:

MMC host interface

PDC:

Parallel data capture unit

CAN:

CAN module

MTU3a:

Multi-function timer pulse unit 3

POE3a:

Port output enable 3

TPUa:

16-bit timer pulse unit

PPG:

Programmable pulse generator

TMRb:

8-bit timer

CMT:

Compare match timer

CMTW:

Compare match timer W

RTCd:

Realtime clock

RIICa:

I2C bus interface

DOC:

Data operation circuit

CAC:

Clock frequency accuracy measurement circuit

AESa:

AES*1

RNGa:

True random number generator*1

Note 1. Optional

R5F56519FDFP 데이터시트(PDF) 15 Page - Renesas Technology Corp

R5F56519FDFP 데이터시트(HTML) 15 Page - Renesas Technology Corp

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL