| 전자부품 데이터시트 검색엔진 |
|
CS43199 데이터시트(PDF) 37 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
CS43199 데이터시트(HTML) 37 Page - Cirrus Logic |
|
37 / 111 page ![]() DS1113F1 37 CS4399 4.8 Audio Serial Port (ASP) The LRCK-high width (xSP_LCHI) controls the number of SCLK periods for which the LRCK signal is held high during each frame. Like the LRCK period, the LRCK-high width is programmable in single SCLK periods, from a minimum of one period to a maximum of the LRCK period minus one (and an absolute maximum of 768 SCLK periods). That is, LRCK-high width must be less than the LRCK period. Figure 4-19. xSP LRCK Period, High Width As shown in Fig. 4-20, if Serial Port 50/50 Mode is enabled (xSP_5050 = 1), the LRCK high duration must be programmed to the LRCK period divided by two (rounded down to the nearest integer when the LRCK period is odd). When the serial port is in 50/50 Mode, setting the LRCK high duration to a value other than half of the period results in erroneous operation. Figure 4-20. xSP_LRCK Period, High Width, 50/50 Mode SCLK LRCK Falling Edge Rising Edge xSP_LCPR xSP_LCHI ... ... ... ... ... ... SCLK LRCK Falling Edge Rising Edge xSP_LCPR xSP_LCHI SCLK LRCK Falling Edge Rising Edge xSP_LCPR xSP_LCHI Even xSP _LCPR Odd xSP _LCPR xSP_LCPR count clock is absent xSP_LCHI ... ... ... ... ... ... ... ... ... ... ... ... |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |