CS43199 datasheet(43/111 Pages) CIRRUS

43 / 111 page

DS1113F1

CS4399

4.9 DSD Interface

The DSD_EN bit, when set, is used to configure the device for processing DSD sources. DSD_PRC_SRC configures the

DSD interface used for feeding into the DSD processor. DSD_SPEED specifies if a 64•Fs or 128•Fs DSD stream is

provided. If PDN_DSDIF = 0 and DSD_M/SB = 1, DSD_SPEED determines the DSDCLK clock frequency generated.

When configuring the DSD interface, follow these steps:

1. Configure the DSD_M/SB, DSD_SPEED, DSD_PRC_SRC, and XSP_3ST.

2. Release PDN_DSDIF.

3. Enable DSD_EN.

The DSD_PM_EN bit selects phase modulation (data plus data inverted) as the style of data input. In this mode, the DSD_

PM_SEL bit selects whether a 128•Fs or 64•Fs clock is used for phase-modulated 64•Fs data (see Fig. 4-26). Use of

phase modulation mode may not directly affect the performance of the CS4399, but may lower the sensitivity of other

board-level components to the DSD data signals. Note that phase modulation mode is supported only for DSD 64•Fs data

rate.

The CS4399 can detect overmodulation errors in the DSD data that do not comply to the SACD specification. Setting INV_

DSD_DET enables detection of overmodulation errors. This condition is reported through the DSD_INVAL_A_INT and

DSD_INVAL_B_INT status bits. Overmodulated DSD data is converted as received without intervention, but performance

at these levels cannot be guaranteed. Setting STA_DSD_DET allows the CS4399 to mute a DSD stream that is stuck at

1 or 0. This condition is reported through the DSD_STUCK_INT status bit. See Section 7.6.4 for descriptions of the DSD

error reporting bits.

More information for these register bits can be found in Section 7.

The DSD input structure and analog outputs are designed to handle a nominal 0 dB-SACD (50% modulation index) at

full-rated performance. When 0 dB-SACD and 0 dBFS PCM need to be level matched, DSD_ZERODB must be set. In this

mode, signals of +3-dB SACD may be applied for brief periods of time; however, performance at these levels is not

guaranteed. If sustained levels approaching +3-dB SACD levels are required, DSD_ZERODB must be cleared, which

matches a +3-dB SACD output level.

Figure 4-26. DSD Phase Modulation Mode Diagram

DSDA,

DSDB

DSDCLK

DSD Normal Mode

(128•Fs)

DSDCLK

DSDA,

DSDB

(64•Fs)

DSD Phase

Modulation Mode

(64•Fs or

128•Fs)

DSDCLK

(DSD_PM_EN = 0)

(DSD_PM_EN = 1)

(DSD_PM_SEL = 0)

(DSD_PM_SEL = 1)

CS43199 데이터시트(PDF) 43 Page - Cirrus Logic

CS43199 데이터시트(HTML) 43 Page - Cirrus Logic

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL