| 전자부품 데이터시트 검색엔진 |
|
WM8912 데이터시트(PDF) 90 Page - Cirrus Logic |
|
|
|||||||||||||||||||||||||||||
WM8912 데이터시트(HTML) 90 Page - Cirrus Logic |
|
90 / 129 page ![]() WM8912 Production Data w PD, Rev 4.1, February 2013 90 POWER-ON RESET The WM8912 includes an internal Power-On-Reset (POR) circuit, which is used to reset the digital logic into a default state after power up. The POR circuit is powered from AVDD and monitors DCVDD. The internal POR ¯¯¯ signal is asserted low when AVDD and DCVDD are below minimum thresholds. The specific behaviour of the circuit will vary, depending on the relative timing of the supply voltages. Typical scenarios are illustrated in Figure 54 and Figure 55. DCVDD Vpord_on 0V AVDD 0V Vpora Vpora_off LO HI Internal POR Device ready POR active POR active POR undefined Figure 54 Power On Reset Timing - AVDD Enabled First DCVDD 0V AVDD 0V Vpora Vpord_off LO HI Internal POR Device ready Vpora_on POR active POR active POR undefined Figure 55 Power On Reset Timing - DCVDD Enabled First |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |