PI7C7300 datasheet(97/109 Pages) PERICOM

97 / 109 page

PI7C7300A

3-PORT PCI-TO-PCI BRIDGE

ADVANCE INFORMATION

Page 97 OF 109

09/25/03 Revision 1.09

16.3

TAP TEST DATA REGISTERS

The PI7C7300A contains two test data registers (bypass and boundary-scan). Each test

data register selected by the TAP controller is connected serially between TDI and TDO.

TDI is connected to the test data register’s most significant bit. TDO is connected to the

least significant bit. Data is shifted one bit position within the register towards TDO on

each rising edge of TCK. While any register is selected, data is transferred from TDI to

TDO without inversion. The following sections describe each of the test data registers.

16.4

BYPASS REGISTER

The required bypass register, a one-bit shift register, provides the shortest path between

TDI and TDO when a bypass instruction is in effect. This allows rapid movement of test

data to and from other components on the board. This path can be selected when no test

operation is being performed on the PI7C7300A.

16.5

BOUNDARY-SCAN REGISTER

The boundary-scan register contains a cell for each pin as well as control cells for I/O

and the high-impedance pin.

Table 16-2 shows the bit order of the PI7C7300A boundary-scan register. All table cells

that contain “Control” select the direction of bi-directional pins or high-impedance

output pins. When a “0” is loaded into the control cell, the associated pin(s) are high-

impedance or selected as input.

The boundary-scan register is a required set of serial-shiftable register cells, configured

in master/slave stages and connected between each of the PI7C7300A’s pins and on-chip

system logic. The VDD, GND, PLL, AGND, AVDD and JTAG pins are NOT in the

boundary-scan chain.

The boundary-scan register cells are dedicated logic and do not have any system

function. Data may be loaded into the boundary-scan register master cells from the

device input pins and output pin-drivers in parallel by the mandatory sample/preload and

extest instructions. Parallel loading takes place on the rising edge of TCK.

Data may be scanned into the boundary-scan register serially via the TDI serial input pin,

clocked by the rising edge of TCK. When the required data has been loaded into the

master-cell stages, it can be driven into the system logic at input pins or onto the output

pins on the falling edge of TCK state. Data may also be shifted out of the boundary-scan

16.6

TAP CONTROLLER

The TAP (Test Access Port) controller is a 4-state synchronous finite state machine that

controls the sequence of test logic operations. The TAP can be controlled via a bus

PI7C7300 데이터시트(PDF) 97 Page - Pericom Semiconductor Corporation

PI7C7300 데이터시트(HTML) 97 Page - Pericom Semiconductor Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL