WM8980 datasheet(45/81 Pages) WOLFSON

45 / 81 page

Product Preview

WM8980

PP Rev 1.6 January 2005

ADDRESS

BIT

LABEL

DEFAULT

DESCRIPTION

LOUT2ZC

Speaker volume zero cross enable:

1 = Change gain on zero cross only

0 = Change gain immediately

LOUT2MUTE

Left speaker output mute:

0 = Normal operation

1 = Mute

5:0

LOUT2VOL

111001

Left speaker output volume:

000000 = -57dB

...

111001 = 0dB

...

111111 = +6dB

R54

LOUT2 (SPK)

Volume

control

SPKVU

Not latched

LOUT2 and ROUT2 volumes do not

update until a 1 is written to SPKVU

(in reg 54 or 55)

ROUT2ZC

Speaker volume zero cross enable:

1 = Change gain on zero cross only

0 = Change gain immediately

ROUT2MUTE

Right speaker output mute:

0 = Normal operation

1 = Mute

5:0

ROUT2VOL

111001

Right speaker output volume:

000000 = -57dB

...

111001 = 0dB

...

111111 = +6dB

R55

ROUT2 (SPK)

Volume

control

SPKVU

Not latched

LOUT2 and ROUT2 volumes do not

update until a 1 is written to SPKVU

(in reg 54 or 55)

Table 32 Speaker Volume Control

The signal to be output on LOUT2/ROUT2 comes from the Left/Right Mixer circuits and can be any

combination of the DAC output, the Bypass path (output of the input boost stage) and the AUX input.

The LOUT2/ROUT2 volume is controlled by the LOUT2VOL/ ROUT2VOL register bits. Note that

gains over 0dB may cause clipping if the signal is large. The LOUT2MUTE/ ROUT2MUTE register

bits cause the speaker outputs to be muted (the output DC level is driven out). The output pins

remain at the same DC level (DCOP), so that no click noise is produced when muting or un-muting

The speaker output stages also have a selectable gain boost of 1.5x (3.52dB). When this boost is

enabled the output DC level is also level shifted (from AVDD/2 to 1.5xAVDD/2) to prevent the signal

from clipping. A dedicated amplifier BUFDCOP, as shown in Figure 18, is used to perform the DC

level shift operation.

This buffer must be enabled using the BUFDCOPEN register bit for this

operating mode. It should also be noted that if SPKVDD is not equal to or greater than 1.5xAVDD

this boost mode may result in signals clipping. Table 34 summarises the effect of the SPKBOOST

control bits.

WM8980 데이터시트(PDF) 45 Page - Wolfson Microelectronics plc

WM8980 데이터시트(HTML) 45 Page - Wolfson Microelectronics plc

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81

데이터시트 다운로드

링크 URL