| 전자부품 데이터시트 검색엔진 |
|
AD7761BSTZ 데이터시트(PDF) 6 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
AD7761BSTZ 데이터시트(HTML) 6 Page - Analog Devices |
|
6 / 76 page ![]() Data Sheet AD7761 Rev. A | Page 5 of 75 SPECIFICATIONS AVDD1A = AVDD1B = 4.5 V to 5.5 V, AVDD2A = AVDD2B = 2.0 V to 5.5 V, IOVDD = 1.72 V to 1.88 V and 2.25 V to 3.6 V, AVSS = DGND = 0 V, REFx+ = 4.096 V and REFx− = 0 V, MCLK = 32.768 MHz, analog input precharge buffers on, reference precharge buffers off, wideband filter, fCHOP = fMOD/32, TA = −40°C to +105°C, unless otherwise noted. Table 1. Parameter Test Conditions/Comments Min Typ Max Unit ADC SPEED AND PERFORMANCE Output Data Rate (ODR), per Channel1 Fast 8 256 kSPS Median 4 128 kSPS Low power 1 32 kSPS −3 dB Bandwidth (BW) Fast, wideband filter 110.8 kHz Median, wideband filter 55.4 kHz Low power, wideband filter 13.8 kHz Data Output Coding Twos complement, MSB first No Missing Codes2 16 Bits DYNAMIC PERFORMANCE Decimation by 32, 256 kSPS ODR Dynamic Range Shorted input, wideband filter 97.3 97.7 dB Signal-to-Noise Ratio (SNR) 1 kHz, −0.5 dBFS, sine wave input Sinc5 filter 97.3 97.9 dB Wideband filter 97.3 97.7 dB Signal-to-Noise-and-Distortion Ratio (SINAD) 1 kHz, −0.5 dBFS, sine wave input 97.3 97.7 dB Total Harmonic Distortion (THD) 1 kHz, −0.5 dBFS, sine wave input −120 −107 dB Spurious-Free Dynamic Range (SFDR) 126 dBc INTERMODULATON DISTORTION (IMD) fINA = 9.7 kHz, fINB = 10.3 kHz Second order −125 dB Third order −124 dB ACCURACY INL3 Endpoint method ±1 ± 1.5 LSB Offset Error4 ±1 ±2 LSB Gain Error4 TA = 25°C ±5 ±40 LSB Gain Drift vs. Temperature2 ±0.01 ±0.02 LSB/°C VCM PIN Output With respect to AVSS (AVDD1 − AVSS)/2 V Load Regulation ∆VOUT/∆IL 400 µV/mA Voltage Regulation Applies to the following VCM output options only: VCM = ∆VOUT/∆(AVDD1 − AVSS)/2, VCM = 1.65 V, and VCM = 2.5 V 5 µV/V Short-Circuit Current 30 mA ANALOG INPUTS See the Analog Inputs section Differential Input Voltage Range VREF = (REFx+) − (REFx−) −VREF +VREF V Input Common-Mode Range2 AVSS AVDD1 V Absolute Analog Input Voltage Limits2 AVSS AVDD1 V Analog Input Current Unbuffered Differential component ±48 µA/V Common-mode component ±17 µA/V Precharge Buffer On5 −20 µA Input Current Drift Unbuffered ±5 nA/V/°C Precharge Buffer On ±31 nA/°C |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |