AD9684 datasheet(13/65 Pages) AD

13 / 65 page

AD9684

Data Sheet

CLK+

DCO± (DATA CLOCK OUTPUT)

0° PHASE ADJUST

DCO± (DATA CLOCK OUTPUT)

180° PHASE ADJUST

SYNC+

APERTURE DELAY

N + x

N + 36

N + 37

N + 38

CHANNEL A D12±/D13±

CHANNEL A D0±/D1±

CHANNEL B D12±/D13±

CHANNEL B D0±/D1±

CONVERTERS

SAMPLE

[N]

VIN±x

STATUS

CLK–

SYNC–

STATUS+

(OVERRANGE/STATUS BIT)

STATUS–

tCLK

tDCO

tPD

tSKEWF

tSKEWR

CONVERTERS

SAMPLE

[N]

CONVERTERS

SAMPLE

[N + 1]

CONVERTERS

SAMPLE

[N + 1]

CONVERTERS

SAMPLE

[N + 2]

SYNCHRONOUS LOW TO HIGH TRANSITIONS OF THE SYNC SIGNAL CAPTURED ON THE RISING EDGE OF

THE CLK SIGNAL CAUSES THE DCO INTERNAL DIVIDER TO BE RESET

S[N – y]

(ODD BITS)

S[N]

(ODD BITS)

S[N – x]

(EVEN BITS)

S[N]

(EVEN BITS)

S[N + 1]

(ODD BITS)

S[N + 1]

(EVEN BITS)

S[N + 2]

(EVEN BITS)

S[N – 1]

(ODD BITS)

S[N – y]

(ODD BITS)

S[N]

(ODD BITS)

S[N – x]

(EVEN BITS)

S[N]

(EVEN BITS)

S[N + 1]

(ODD BITS)

S[N + 1]

(EVEN BITS)

S[N + 2]

(EVEN BITS)

S[N – 1]

(ODD BITS)

STATUS BIT SELECTED BY

IN THE REGISTER MAP

CONSTANT LATENCY = X CLK CYCLES

Figure 7. Channel Multiplexed (Even/Odd) Mode—Two Converters, ≤14-Bit Data, Output Sample Rate < 625 MSPS

Rev. 0 | Page 12 of 64

AD9684 데이터시트(PDF) 13 Page - Analog Devices

AD9684 데이터시트(HTML) 13 Page - Analog Devices

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65

데이터시트 다운로드

링크 URL