 |
전자부품 데이터시트 검색엔진 |
|
|
전자부품 데이터시트 검색엔진 |
|
80960JD 데이터시트(PDF) 48 Page - Intel Corporation |
|
|
|||||||||||||||||||||||||||||
80960JD 데이터시트(HTML) 48 Page - Intel Corporation |
|
|
48 / 78 page  80960JA/JF/JD/JT 3.3 V Microprocessor 48 Advance Information Datasheet Note: The TLX Derating curve applies only when an imbalance in the capacitive load occurs between the AD bus and ALE. The TLX derating is based on a 50 pF load on ALE. The derating applies to ALE and ALE. Figure 11. Output Delay or Hold vs. Load Capacitance Figure 12. TLX vs. AD Bus Load Capacitance AC Timings vs. Load Capacitance nom + 0 nom + 1 nom + 2 nom + 3 nom + 4 nom + 5 nom + 6 nom + 7 50 100 150 AD Bus Capacitive Load (pF) Rising Falling Rise and Fall times are identical. AC Timings vs. Load Capacitance nom + 0 nom + 1 nom + 2 nom + 3 nom + 4 nom + 5 nom + 6 nom + 7 50 100 150 AD Bus Capacitive Load (pF) Rising Falling Rise and Fall times are identical. |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |
Korean ▼
English
Chinese
German
Japanese
Russian
Korean
Spanish
French
Italian
Portuguese
Polish
Vietnamese
Indian
Mexican
British
New Zealand
