LPC47M182 datasheet(49/223 Pages) SMSC

49 / 223 page

Advanced I/O Controller with Motherboard GLUE Logic

Datasheet

SMSC LPC47M182

Revision 1.8 SMSC/Non-SMSC Register Sets (02-24-05)

DATASHEET

6.4.10 DIGITAL INPUT REGISTER (DIR)

Address 3F7 READ ONLY

This register is read-only in all modes.

PC-AT Mode

DSK

CHG

RESET

COND.

N/A

BIT 0 – 6 UNDEFINED

The data bus outputs D0 – 6 are read as ‘0’.

BIT 7 DSKCHG

This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the

value programmed in the Force Disk Change Register. The register is located in the Power Control Logical

Device (when LD_NUM=0) or Runtime Register Block Logical Device (when LD_NUM=1)at offset 0x18.

PS/2 Mode

DSK

CHG

DRATE

SEL1

DRATE

SEL0

nHIGH

DENS

RESET

COND.

N/A

BIT 0 nHIGH DENS

This bit is low whenever the 500 Kbps or 1 Mbps data rates are selected, and high when 250 Kbps and

300 Kbps are selected.

BITS 1 – 2 DATA RATE SELECT

These bits control the data rate of the floppy controller. See Table 6.8 for the settings corresponding to the

individual data rates. The data rate select bits are unaffected by a software reset, and are set to 250

Kbps after a hardware reset.

BITS 3 – 6 UNDEFINED

Always read as a logic “1”

BIT 7 DSKCHG

This bit monitors the pin of the same name and reflects the opposite value seen on the disk cable or the

value programmed in the Force Disk Change Register. This register is located in the Power Control

Logical Device (when LD_NUM=0) or Runtime Register Block Logical Device (when LD_NUM=1)at offset

0x18.

LPC47M182 데이터시트(PDF) 49 Page - SMSC Corporation

LPC47M182 데이터시트(HTML) 49 Page - SMSC Corporation

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL