| 전자부품 데이터시트 검색엔진 |
|
ST92F120 데이터시트(PDF) 88 Page - STMicroelectronics |
|
|
|||||||||||||||||||||||||||||
ST92F120 데이터시트(HTML) 88 Page - STMicroelectronics |
|
88 / 324 page ![]() 88/324 ST92F120 - INTERRUPTS WAKE-UP / INTERRUPT LINES MANAGEMENT UNIT (Cont’d) WAKE-UP TRIGGER REGISTER HIGH (WUTRH) R252 - Read/Write Register Page: 57 Reset Value: 0000 0000 (00h) Bit 7:0 = WUT[15:8]: Wake-Up Trigger Polarity Bits These bits are set and cleared by software. 0: The corresponding WUPx pending bit will be set on the falling edge of the input wake-up line . 1: The corresponding WUPx pending bit will be set on the rising edge of the input wake-up line. WAKE-UP TRIGGER REGISTER LOW (WUTRL) R253 - Read/Write Register Page: 57 Reset Value: 0000 0000 (00h) Bit 7:0 = WUT[7:0]: Wake-Up Trigger Polarity Bits These bits are set and cleared by software. 0: The corresponding WUPx pending bit will be set on the falling edge of the input wake-up line. 1: The corresponding WUPx pending bit will be set on the rising edge of the input wake-up line. WARNING 1. As the external wake-up lines are edge trig- gered, no glitches must be generated on these lines. 2. If either a rising or a falling edge on the external wake-up lines occurs while writing the WUTRLH or WUTRL registers, the pending bit will not be set. WAKE-UP PENDING REGISTER HIGH (WUPRH) R254 - Read/Write Register Page: 57 Reset Value: 0000 0000 (00h) Bit 7:0 = WUP[15:8]: Wake-Up Pending Bits These bits are set by hardware on occurrence of the trigger event on the corresponding wake-up line. They must be cleared by software. They can be set by software to implement a software inter- rupt. 0: No Wake-up Trigger event occurred 1: Wake-up Trigger event occured WAKE-UP PENDING REGISTER LOW (WUPRL) R255 - Read/Write Register Page: 57 Reset Value: 0000 0000 (00h) Bit 7:0 = WUP[7:0]: Wake-Up Pending Bits These bits are set by hardware on occurrence of the trigger event on the corresponding wake-up line. They must be cleared by software. They can be set by software to implement a software inter- rupt. 0: No Wake-up Trigger event occurred 1: Wake-up Trigger event occured Note: To avoid losing a trigger event while clear- ing the pending bits, it is recommended to use read-modify-write instructions (AND, BRES, BAND) to clear them. 70 WUT15 WUT14 WUT13 WUT12 WUT11 WUT10 WUT9 WUT8 70 WUT7 WUT6 WUT5 WUT4 WUT3 WUT2 WUT1 WUT0 70 WUP15 WUP14 WUP13 WUP12 WUP11 WUP10 WUP9 WUP8 70 WUP7 WUP6 WUP5 WUP4 WUP3 WUP2 WUP1 WUP0 9 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |