| 전자부품 데이터시트 검색엔진 |
|
ADT7302ARMZ 데이터시트(PDF) 12 Page - Analog Devices |
|
|
|||||||||||||||||||||||||||||
ADT7302ARMZ 데이터시트(HTML) 12 Page - Analog Devices |
|
12 / 17 page ![]() ADT7302 Rev. B | Page 11 of 16 Write Operation Figure 14 also shows the timing diagram for a serial write to the ADT7302. The write operation takes place at the same time as the read operation. Only the third bit in the data stream provides a user-controlled function. This third bit is the power-down bit, which, when set to 1, puts the ADT7302 into shutdown mode. In addition to the power-down bit, all bits in the input data stream should be 0 to ensure correct operation of the ADT7302. Data is loaded into the control register on the 16th rising SCLK edge; the data takes effect at this time. Therefore, if the part is programmed to go into shutdown, it does so at this point. If CS is brought high before this 16th SCLK edge, the control register is not loaded and the power-down status of the part does not change. Data is clocked into the ADT7302 on the rising edge of SCLK. |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |