전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

PI6CU877NF 데이터시트(PDF) 3 Page - Pericom Semiconductor Corporation

부품명 PI6CU877NF
상세설명  PLL Clock Driver for 1.8V DDR2 Memory
PDF  11 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  PERICOM [Pericom Semiconductor Corporation]
홈페이지  http://www.pericom.com
Logo PERICOM - Pericom Semiconductor Corporation

PI6CU877NF 데이터시트(HTML) 3 Page - Pericom Semiconductor Corporation

  PI6CU877NF Datasheet HTML 1Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 2Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 3Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 4Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 5Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 6Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 7Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 8Page - Pericom Semiconductor Corporation PI6CU877NF Datasheet HTML 9Page - Pericom Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 3 / 11 page
background image
3
PS8689B
08/05/04
PI6CU877
PLL Clock Driver for
1.8V DDR2 Memory
Pinout Table
Pin Name
Characteristics
Desctription
AGND
Ground
Analog ground
AVDD
1.8V nominal
Analog power
CK
Differential Input
Clock input with a (10K - 100KΩ) pulldown resistor
CK
Differential Input
Complementary clock input with a (10K - 100KΩ) pulldown resistor
FBIN
Differential Input
Complementary feedback clock input
FBIN
Differential Input
Feedback clock input
FBOUT
Differenital Output
Complementary Feedback clock output
FBOUT
Differential Output
Feedback clock output
OE
LVCMOS input
Output enable (async.)
OS
LVCMOS input
Output select (tied to GND or VDDQ)
GND
Ground
Ground
VDDQ
1.8V nominal
Logic and output power
Y[0:9]
Differential Outputs
Clock outputs
Y[0:9]
Differential Outputs
Complementary clock outputs
NB
No Ball (VFBGA only)
Function Table
Inputs
Outputs
PLL State
AVDD
OE
OS
CK
CK
Y
Y
FBOUT
FBOUT
GND
H
X
L
H
L
H
L
H
Bypass/Off
GND
H
X
H
L
H
L
H
L
Bypass/Off
GND
L
H
L
H
L(Z)(1)
L(Z)(1)
L
H
Bypass/Off
GND
L
L
H
L
L(Z)(1),
Y7 active
L(Z)(1),
Y7 active
H
L
Bypass/Off
1.8V (nom)
L
H
L
H
L(Z)(1)
L(Z)(1)
L
H
On
1.8V (nom)
L
L
H
L
L(Z)(1),
Y7 active
L(Z)(1),
Y7 active
H
L
On
1.8V (nom)
H
X
L
H
L
H
L
H
On
1.8V (nom)
H
X
H
L
H
L
H
L
On
1.8V (nom)
X
X
L
L
L(Z)(1)
L(Z)(1)
L(Z)(1)
L(Z)(1)
Off
1.8V (nom)
X
X
H
H
Reserved
Notes:
1.
L(Z) means the outputs are disabled to a low state meeting the IODL limit on DC Specification



Html Pages

1 2 3 4 5 6 7 8 9 10 11


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com