DS31256 datasheet(101/183 Pages) MAXIM

101 / 183 page

DS31256 256-Channel, High-Throughput HDLC Controller

101 of 183

RDQFFT

Receive Done-Queue FIFO Flush Timer

0744h

Bit #

Name

TC7

TC6

TC5

TC4

TC3

TC2

TC1

TC0

Default

Bit #

Name

TC15

TC14

TC13

TC12

TC11

TC10

TC9

TC8

Default

Note: Bits that are underlined are read-only, all other bits are read-write.

Bits 0 to 15/Receive Done-Queue FIFO Flush Timer Control Bits (TC0 to TC15). Please note that on system

reset, the timer is set to 0000h, which is defined as an illegal setting. If the receive done-queue FIFO is to be

activated (RDQFE = 1), then the host must first configure the timer to a proper state and then set the RDQFE bit to

one.

0000h = illegal setting

0001h = timer count resets to 1

FFFFh = timer count resets to 65,536

RDMAQ

Receive DMA Queues Control

0780h

Bit #

Name

n/a

RDQF

RDQFE

RFQSF

RFQLF

n/a

RFQFE

Default

Bit #

Name

n/a

RDQT2

RDQT1

RDQT0

Default

Note: Bits that are underlined are read-only, all other bits are read-write.

Bit 0/Receive Free-Queue FIFO Enable (RFQFE). See Section 9.2.3 for details.

Bit 2/Receive Free-Queue Large Buffer FIFO Flush (RFQLF). See Section 9.2.3 for details.

Bit 3/Receive Free-Queue Small Buffer FIFO Flush (RFQSF). See Section 9.2.3 for details.

Bit 4/Receive Done-Queue FIFO Enable (RDQFE). To enable the DMA to burst write descriptors to the done

queue, this bit must be set to 1. If this bit is set to 0, messages are written one at a time.

0 = done-queue burst-write disabled

1 = done-queue burst-write enabled

Bit 5/Receive Done-Queue FIFO Flush (RDQF). When this bit is set to 1, the internal done-queue FIFO is

flushed by sending all data into the done queue. This bit must be set to 0 for proper operation.

0 = FIFO in normal operation

1 = FIFO is flushed

DS31256 데이터시트(PDF) 101 Page - Maxim Integrated Products

DS31256 데이터시트(HTML) 101 Page - Maxim Integrated Products

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL