| 전자부품 데이터시트 검색엔진 |
|
DS31256 데이터시트(PDF) 164 Page - Maxim Integrated Products |
|
|
|||||||||||||||||||||||||||||
DS31256 데이터시트(HTML) 164 Page - Maxim Integrated Products |
|
164 / 183 page ![]() DS31256 256-Channel, High-Throughput HDLC Controller 164 of 183 12.2 TAP Controller State Machine Description This section details the operation of the TAP controller state machine. See Figure 12-2 for details about each of the states. The TAP controller is a finite state machine, which responds to the logic level at JTMS on the rising edge of JTCLK. Figure 12-2. TAP Controller State Machine Test-Logic-Reset Run-Test/Idle Select DR-Scan 1 0 Capture-DR 1 0 Shift-DR 0 1 Exit1-DR 1 0 Pause-DR 1 Exit2-DR 1 Update-DR 0 0 1 Select IR-Scan 1 0 Capture-IR 0 Shift-IR 0 1 Exit1-IR 1 0 Pause-IR 0 Exit2-IR 1 Update-IR 0 0 1 0 0 1 0 1 0 1 |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |