전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

MSP432P411VIPZ 데이터시트(PDF) 88 Page - Texas Instruments

부품명 MSP432P411VIPZ
상세설명  SimpleLink Mixed-Signal Microcontrollers
PDF  212 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  TI1 [Texas Instruments]
홈페이지  http://www.ti.com
Logo TI1 - Texas Instruments

MSP432P411VIPZ 데이터시트(HTML) 88 Page - Texas Instruments

Back Button MSP432P411VIPZ Datasheet HTML 84Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 85Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 86Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 87Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 88Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 89Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 90Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 91Page - Texas Instruments MSP432P411VIPZ Datasheet HTML 92Page - Texas Instruments Next Button
Zoom Inzoom in Zoom Outzoom out
 88 / 212 page
background image
88
MSP432P4111, MSP432P4011, MSP432P411Y
MSP432P401Y, MSP432P411V, MSP432P401V
SLASEA0A – DECEMBER 2017 – REVISED FEBRUARY 2018
www.ti.com
Submit Documentation Feedback
Product Folder Links: MSP432P4111 MSP432P4011 MSP432P411Y MSP432P401Y MSP432P411V MSP432P401V
Specifications
Copyright © 2017–2018, Texas Instruments Incorporated
Table 5-42 lists the characteristics of the eUSCI in SPI master mode.
(1)
fUCxCLK = 1/2tLO/HI with tLO/HI = max(tVALID,MO(eUSCI) + tSU,SI(Slave), tSU,MI(eUSCI) + tVALID,SO(Slave))
For the slave parameters tSU,SI(Slave) and tVALID,SO(Slave), see the SPI parameters of the attached slave.
(2)
Specifies the time to drive the next valid data to the SIMO output after the output changing UCLK clock edge. See the timing diagrams
in Figure 5-69 and Figure 5-70.
(3)
Specifies how long data on the SIMO output is valid after the output changing UCLK clock edge. Negative values indicate that the data
on the SIMO output can become invalid before the output changing clock edge observed on UCLK. See the timing diagrams in Figure 5-
69 and Figure 5-70.
Table 5-42. eUSCI (SPI Master Mode)
over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)
(1)
PARAMETER
TEST CONDITIONS
VCORE
VCC
MIN
MAX
UNIT
tSTE,LEAD
STE lead time, STE active to clock
UCSTEM = 1,
UCMODEx = 01 or 10
1
UCxCLK
cycles
tSTE,LAG
STE lag time, Last clock to STE inactive
UCSTEM = 1,
UCMODEx = 01 or 10
1
tSTE,ACC
STE access time, STE active to SIMO
data out
UCSTEM = 0,
UCMODEx = 01 or 10
1.62 V
30
ns
3.7 V
20
tSTE,DIS
STE disable time, STE inactive to SIMO
high impedance
UCSTEM = 0,
UCMODEx = 01 or 10
1.62 V
20
ns
3.7 V
15
tSU,MI
SOMI input data setup time
1.2 V
1.62 V
45
ns
1.4 V
3.7 V
30
tHD,MI
SOMI input data hold time
1.62 V
0
ns
3.7 V
0
tVALID,MO
SIMO output data valid time(2)
UCLK edge to SIMO valid,
CL = 20 pF
1.62 V
14
ns
3.7 V
7
tHD,MO
SIMO output data hold time(3)
CL = 20 pF
1.62 V
0
ns
3.7 V
0



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com