전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

VSC8113 데이터시트(PDF) 12 Page - Vitesse Semiconductor Corporation

부품명 VSC8113
상세설명  ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux with Integrated Clock Generation and Clock Recovery
PDF  28 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  VITESSE [Vitesse Semiconductor Corporation]
홈페이지  http://www.vitesse.com
Logo VITESSE - Vitesse Semiconductor Corporation

VSC8113 데이터시트(HTML) 12 Page - Vitesse Semiconductor Corporation

Back Button VSC8113 Datasheet HTML 8Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 9Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 10Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 11Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 12Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 13Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 14Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 15Page - Vitesse Semiconductor Corporation VSC8113 Datasheet HTML 16Page - Vitesse Semiconductor Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 12 / 28 page
background image
VITESSE
SEMICONDUCTOR CORPORATION
Data Sheet
VSC8113
ATM/SONET/SDH 622 Mb/s Transceiver Mux/Demux
with Integrated Clock Generation and Clock Recovery
Page 12
© VITESSE SEMICONDUCTOR CORPORATION
G52154-0, Rev 4.2
741 Calle Plano, Camarillo, CA 93012 • 805/388-3700 • FAX: 805/987-5896
3/19/99
Table 7: Receive Data Output Timing Table
(STS-3 Operation)
Figure 11: Transmit High Speed Data Timing Diagram
Table 8: Transmit High Speed Data Timing Table
(STS-12 Operation)
Table 9: Transmit High Speed Data Timing Table
(STS-3 Operation)
Parameter
Description
Min
Typ
Max
Units
TRXCLKIN
Receive clock period
-
6.43
-
ns
TRXLSCKT
Receive data output byte clock period
-
51.44
-
ns
TRXVALID
Time data on RXOUT [7:0] and FP is valid before and
after the rising edge of RXLSCKOUT
22
-
-
ns
TPW
Pulse width of frame detection pulse FP
-
51.44
-
ns
Parameter
Description
Min
Typ
Max
Units
TTXCLK
Transmit clock period
-
1.608
-
ns
TSKEW
Skew between the falling edge of TXCLKOUT+ and
valid data on TXDATAOUT
--
250
ps
Parameter
Description
Min
Typ
Max
Units
TTXCLK
Transmit clock period
-
6.43
-
ns
TSKEW
Skew between the falling edge of TXCLKOUT+ and
valid data on TXDATAOUT
--
250
ps
TTXCLK
TSKEW TSKEW
TXCLKOUT-
TXCLKOUT+
TXDATAOUT+
TXDATAOUT-



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com