전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

CYUSB302X 데이터시트(PDF) 16 Page - Cypress Semiconductor

부품명 CYUSB302X
상세설명  SD3??USB and Mass Storage Peripheral Controller
PDF  34 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  CYPRESS [Cypress Semiconductor]
홈페이지  http://www.cypress.com
Logo CYPRESS - Cypress Semiconductor

CYUSB302X 데이터시트(HTML) 16 Page - Cypress Semiconductor

Back Button CYUSB302X Datasheet HTML 12Page - Cypress Semiconductor CYUSB302X Datasheet HTML 13Page - Cypress Semiconductor CYUSB302X Datasheet HTML 14Page - Cypress Semiconductor CYUSB302X Datasheet HTML 15Page - Cypress Semiconductor CYUSB302X Datasheet HTML 16Page - Cypress Semiconductor CYUSB302X Datasheet HTML 17Page - Cypress Semiconductor CYUSB302X Datasheet HTML 18Page - Cypress Semiconductor CYUSB302X Datasheet HTML 19Page - Cypress Semiconductor CYUSB302X Datasheet HTML 20Page - Cypress Semiconductor Next Button
Zoom Inzoom in Zoom Outzoom out
 16 / 34 page
background image
Document Number: 001-55190 Rev. *L
Page 16 of 34
CYUSB302x
tSDOH CMD
Host output hold time for CMD
3
ns
tSDOH DAT
Host output hold time for DAT
3
ns
tSCLKR
Clock rise time
2
ns
tSCLKF
Clock fall time
2
ns
tSDCK
Clock cycle time
19.2
ns
SDFREQ
Clock frequency
52
MHz
tSDCLKOD
Clock duty cycle
40
60
%
MMC-DDR52
tSDIS CMD
Host input setup time for CMD
4
ns
tSDIS DAT
Host input setup time for DAT
0.56
ns
tSDIH CMD
Host input hold time for CMD
3
ns
tSDIH DAT
Host input hold time for DAT
2.58
ns
tSDOS CMD
Host output setup time for CMD
3
ns
tSDOS DAT
Host output setup time for DAT
2.5
ns
tSDOH CMD
Host output hold time for CMD
3
ns
tSDOH DAT
Host output hold time for DAT
2.5
ns
tSCLKR
Clock rise time
2
ns
tSCLKF
Clock fall time
2
ns
tSDCK
Clock cycle time
19.2
ns
SDFREQ
Clock frequency
52
MHz
tSDCLKOD
Clock duty cycle
45
55
%
SD-Default Speed (SDR12)
tSDIS CMD
Host input setup time for CMD
24
ns
tSDIS DAT
Host input setup time for DAT
24
ns
tSDIH CMD
Host input hold time for CMD
2.5
ns
tSDIH DAT
Host input hold time for DAT
2.5
ns
tSDOS CMD
Host output setup time for CMD
5
ns
tSDOS DAT
Host output setup time for DAT
5
ns
tSDOH CMD
Host output hold time for CMD
5
ns
tSDOH DAT
Host output hold time for DAT
5
ns
tSCLKR
Clock rise time
2
ns
tSCLKF
Clock fall time
2
ns
tSDCK
Clock cycle time
40
ns
SDFREQ
Clock frequency
25
MHz
tSDCLKOD
Clock duty cycle
40
60
%
SD-High-Speed(SDR25)
tSDIS CMD
Host input setup time for CMD
4
ns
tSDIS DAT
Host input setup time for DAT
4
ns
tSDIH CMD
Host input hold time for CMD
2.5
ns
tSDIH DAT
Host input hold time for DAT
2.5
ns
Table 9. S-Port Timing Parameters[3] (continued)
Parameter
Description
Min
Max
Units



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com