MB91F585ASH datasheet(3/176 Pages) CYPRESS

3 / 176 page

Document Number: 002-04665 Rev *A

Page 2 of 175

MB91580M/S Series

 DMA controller



Up to 8 channels can be started simultaneously.



2 transfer factors (Internal peripheral request and

software)

 External interrupt input

MB91F583AM/F584AM/F585AM: 8 channels

MB91F583AS/F584AS/F585AS: 7 channels

Level ("H" / "L") or edge detection (rising or falling)

enabled

 Multi-function serial communication (built-in

transmission/reception FIFO memory)

MB91F583AM/F584AM/F585AM: 4 channels

MB91F583AS/F584AS/F585AS: 2 channels



UART (Asynchronous serial interface)

•

Full-duplex double buffering system, 64-byte

transmission FIFO memory, 64-byte reception

FIFO memory

•

Parity or no parity is selectable.

•

Built-in dedicated baud rate generator

•

An external clock can be used as the transfer

clock

•

Parity, frame, and overrun error detection

functions provided

•

DMA transfer supported



CSIO (Synchronous serial interface)

•

Full-duplex double buffering system, 64-byte

transmission FIFO memory, 64-byte reception

FIFO memory

•

SPI supported; master and slave systems

supported; 5 to 16, 20, 24, 32-bit data length

can be set.

•

Built-in dedicated baud rate generator (Master

operation)

•

An external clock can be entered. (Slave

operation)

•

Overrun error detection function is provided.

•

Built-in chip selection function

•

DMA transfer supported



LIN interface (v2.1)

•

Full-duplex double buffering system, 64-byte

transmission FIFO memory, 64-byte reception

FIFO memory

•

LIN protocol revision2.1 supported.

•

Master and slave systems supported

•

Framing error and overrun error detection

•

LIN sync break generation and detection; LIN

sync delimiter generation

•

Built-in dedicated baud rate generator

•

An external clock can be adjusted by the

reload counter.

•

DMA transfer supported



•

MB91F583AM/F584AM/F585AM: Supported

for 3 channels: ch.0,ch.2,and ch.3

MB91F583AS/F584AS/F585AS: Supported for

1 channel: ch.0

•

Full-duplex double buffering system, 64-byte

transmission FIFO memory, 64-byte reception

FIFO memory

•

Standard mode (Max. 100 kbps) / high-speed

mode (Max. 400 kbps) supported

•

DMA transfer supported (for transmission only)

 CAN controller (CAN)

MB91F583AM/F584AM/F585AM:

2 channels

MB91F583AS/F584AS/F585AS:

1 channel



Transfer speed: Up to 1Mbps



64-transmission/reception message buffering

 FlexRay controller

MB91F583AMG/F584AMG/F585AMG/F583AMJ/F584A

MJ/F585AMJ/

F583ASG/F584ASG/F585ASG/F583ASJ/F584ASJ/F58

5ASJ: 1 unit (ch.A/ch.B)



FlexRay Specifications Version 2.1 supported



Up to 128 message buffers



8K bytes of message RAM



Variable length of message buffers



Each message buffer can be allocated as a part

of reception buffer, transmission buffer or

reception FIFO memory



Host access to the message buffer via input and

output buffers



Filtering for slot counter, cycle counter and

channels



Maskable interrupts are supported

 PPG: 16 bits

× 6 channels

 Reload timer: 16 bits

× 4 channels

 A/D converter (successive approximation type)



12-bit resolution

MB91F583AM/F584AM/F585AM: 3

units

(23

channels)

MB91F583AS/F584AS/F585AS:

units (17 channels)



Conversion time: 1

µs

 Free-run timer

16 bits

× 6 channels (1 channel can be selected for

input capture, and 1 channel for output compare.)

 Input capture: 16 bits

× 4 channels (linked to the

free-run timer)

 Output compare: 16 bits

× 7 channels (linked to the

free-run timer)

 Waveform generator: 2 units (7 channels)

 10-bit D/A converter: 1 channel

 Calibration: The hardware watchdog for CR

oscillation drive

The CR oscillation frequency can be trimmed.

MB91F585ASH 데이터시트(PDF) 3 Page - Cypress Semiconductor

MB91F585ASH 데이터시트(HTML) 3 Page - Cypress Semiconductor

Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 ...More

데이터시트 다운로드

링크 URL