전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

5222-DS02-R 데이터시트(PDF) 52 Page - Broadcom Corporation.

부품명 5222-DS02-R
상세설명  Dual Port 10/100BASE-TX IEEE 802.3u Fast Ethernet Transceiver
PDF  76 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  BOARDCOM [Broadcom Corporation.]
홈페이지  http://www.broadcom.com
Logo BOARDCOM - Broadcom Corporation.

5222-DS02-R 데이터시트(HTML) 52 Page - Broadcom Corporation.

Back Button 5222-DS02-R Datasheet HTML 48Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 49Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 50Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 51Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 52Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 53Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 54Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 55Page - Broadcom Corporation. 5222-DS02-R Datasheet HTML 56Page - Broadcom Corporation. Next Button
Zoom Inzoom in Zoom Outzoom out
 52 / 76 page
background image
BCM5222
Preliminary Data Sheet
7/20/04
Broadcom Corporation
Page 40
Auxiliary Mode Register
Document 5222-DS02-405-R
AUXILIARY MODE REGISTER
Table 24 shows the bit descriptions for the Auxiliary Mode register.
LINK LED DISABLE
When set to 1, disables the Link LED output pin. When 0, Link LED output is enabled.
BLOCK TXEN MODE
When this mode is enabled, short IPGs of 1, 2, 3 or 4 TXC cycles results in the insertion of two IDLEs before the beginning
of the next packet’s JK symbols.
AUXILIARY MULTIPLE PHY REGISTER
Table 24: Auxiliary Mode Register (Address 11101b, 29d, 1Dh)
Bit
Name
R/W
Description
Default
15:5
Reserved
RO
Ignore when read
4
Reserved
R/W
Write as 0, Ignore when Read
0
3
Link LED Disable
R/W
1 = Disable link LED output
0 = Enable link LED output
0
2
Reserved
RO
Ignore when read
0
1
Block TXEN Mode
R/W
1 = Enable block TXEN mode
0 = Disable block TXEN mode
0
0
Reserved
RO
Ignore when read
0
Table 25: Auxiliary Multiple PHY Register (Address 30d, 1Eh)
Bit
Name
R/W
Description
Default
15
HCD_TX_FDX
RO
1 = Auto-negotiation result is 100BASE-TX full-duplex
0
14
HCD_T4
RO
1 = Auto-negotiation result is 100BASE-T4
0
13
HCD_TX
RO
1 = Auto-negotiation result is 100BASE-TX
0
12
HCD_10BASE-T_FDX
RO
1 = Auto-negotiation result is 10BASE-T full-duplex
0
11
HCD_10BASE-T
RO
1 = Auto-negotiation result is 10BASE-T
0
10:9
Reserved
RO
Ignore when read
00
8
Restart Auto-Negotiation
R/W
(SC)
1 = Restart auto-negotiation process
0 = (No effect)
0
7
Auto-Negotiation Complete
RO
1 = Auto-negotiation process completed
0 = Auto-negotiation process not completed
0
6
Acknowledge Complete
RO
1 = Auto-negotiation acknowledge completed
0
Note: R/W = Read/Write, RO = Read only, SC = Self Clear, LL = Latched Low, LH = Latched High, LL & LH Clear after
read operation. Use default values of reserved bit(s) when writing to reserved bit(s).



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com