전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

Preview PDF HTML

AT89C51ED2-RDTIM 데이터시트(PDF) 91 Page - ATMEL Corporation

부품명 AT89C51ED2-RDTIM
상세설명  8-bit Flash Microcontroller
PDF  137 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  ATMEL [ATMEL Corporation]
홈페이지  http://www.atmel.com
Logo ATMEL - ATMEL Corporation

AT89C51ED2-RDTIM 데이터시트(HTML) 91 Page - ATMEL Corporation

Back Button AT89C51ED2-RDTIM Datasheet HTML 87Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 88Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 89Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 90Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 91Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 92Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 93Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 94Page - ATMEL Corporation AT89C51ED2-RDTIM Datasheet HTML 95Page - ATMEL Corporation Next Button
Zoom Inzoom in Zoom Outzoom out
 91 / 137 page
background image
91
AT89C51RD2/ED2
4235E–8051–04/04
EEPROM Data
Memory
This feature is available only for the AT89C51ED2 device.
The 2K bytes on-chip EEPROM memory block is located at addresses 0000h to 07FFh
of the XRAM/ERAM memory space and is selected by setting control bits in the EECON
register.
A read or write access to the EEPROM memory is done with a MOVX instruction.
Write Data
Data is written by byte to the EEPROM memory block as for an external RAM memory.
The following procedure is used to write to the EEPROM memory:
•
Check EEBUSY flag
•
If the user application interrupts routines use XRAM memory space: Save and
disable interrupts.
•
Load DPTR with the address to write
•
Store A register with the data to be written
•
Set bit EEE of EECON register
•
Execute a MOVX @DPTR, A
•
Clear bit EEE of EECON register
•
Restore interrupts.
•
EEBUSY flag in EECON is then set by hardware to indicate that programming is in
progress and that the EEPROM segment is not available for reading or writing.
•
The end of programming is indicated by a hardware clear of the EEBUSY flag.
Figure 38 represents the optimal write sequence to the on-chip EEPROM data memory.



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100  ...More


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com