| 전자부품 데이터시트 검색엔진 |
|
ICS9DB106 데이터시트(PDF) 2 Page - Integrated Circuit Systems |
|
|
|||||||||||||||||||||||||||||
ICS9DB106 데이터시트(HTML) 2 Page - Integrated Circuit Systems |
|
2 / 9 page ![]() 2 Integrated Circuit Systems, Inc. ICS9DB106 Preliminary Product Preview 0833A—07/26/04 Pin Description PIN # PIN NAME PIN TYPE DESCRIPTION 1 PLL_BW IN 3.3V input for selecting PLL Band Width 0 = low, 1= high 2 CLK_INT IN "True" reference clock input. 3 CLK_INC IN "Complimentary" reference clock input. 4 **CLKREQ1# IN Output enable for PCI Express output pair '1' 0 = enabled, 1 = tri-stated 5 PCIEXT0 OUT True clock of differential PCI_Express pair. 6 PCIEXC0 OUT Complement clock of differential PCI_Express pair. 7 VDD PWR Power supply, nominal 3.3V 8 GND IN Ground pin. 9 PCIEXT1 OUT True clock of differential PCI_Express pair. 10 PCIEXC1 OUT Complement clock of differential PCI_Express pair. 11 PCIEXT2 OUT True clock of differential PCI_Express pair. 12 PCIEXC2 OUT Complement clock of differential PCI_Express pair. 13 VDD PWR Power supply, nominal 3.3V 14 SMBDAT I/O Data pin of SMBUS circuitry, 5V tolerant 15 SMBCLK IN Clock pin of SMBUS circuitry, 5V tolerant 16 VDD PWR Power supply, nominal 3.3V 17 PCIEXC3 OUT Complement clock of differential PCI_Express pair. 18 PCIEXT3 OUT True clock of differential PCI_Express pair. 19 PCIEXC4 OUT Complement clock of differential PCI_Express pair. 20 PCIEXT4 OUT True clock of differential PCI_Express pair. 21 GND PWR Ground pin. 22 VDD PWR Power supply, nominal 3.3V 23 PCIEXC5 OUT Complement clock of differential PCI_Express pair. 24 PCIEXT5 OUT True clock of differential PCI_Express pair. 25 **CLKREQ4# IN Output enable for PCI Express output pair '4' 0 = enabled, 1 = tri-stated 26 IREF OUT This pin establishes the reference current for the differential current- mode output pairs. This pin requires a fixed precision resistor tied to ground in order to establish the appropriate current. 475 ohms is the standard value. 27 GNDA PWR Ground pin for the PLL core. 28 VDDA PWR 3.3V power for the PLL core. Note: Pins preceeded by '**' have internal 120K ohm pull down resistors |
|
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |