| 전자부품 데이터시트 검색엔진 |
|
SCF5250 데이터시트(PDF) 33 Page - Motorola, Inc |
|
|
|||||||||||||||||||||||||||||
SCF5250 데이터시트(HTML) 33 Page - Motorola, Inc |
|
33 / 48 page ![]() Electrical Characteristics SCF5250 Integrated ColdFire® Microprocessor Data Sheet, Rev. 1.1 Freescale Semiconductor 33 Figure 8. I2C Timing Definition Table 27. I2C Output Bus Timings Num Characteristic 96 MHz Units Min Max M103 SCL, SDA Valid to BCLK (input setup) 2 — nSec M11 BCLK to SCL, SDA Invalid (input hold) 4.5 — nSec M121 BCLK to SCL, SDA Low (output valid) — 10 nSec M132 BCLK to SCL, SDA Invalid (output hold) 3 — nSec 1. Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, this specification applies only when SCL or SDA are driven low by the processor. The time required for SCL or SDA to reach a high level depends on external signal capacitance and pull-up resistor values. 2. Since SCL and SDA are open-collector-type outputs, which the processor can only actively drive low, this specification applies only when SCL or SDA are actively being driven or held low by the processor. 3. SCL and SDA are internally synchronized.This setup time must be met only if recognition on a particular clock is required. M2 M6 M1 M4 M7 M8 M9 M5 M3 SCL SDA |
|
링크 URL |
| ALLDATASHEET 가 귀하에 도움이 되셨나요? [ DONATE ] |
Alldatasheet는? | 광고문의 | 운영자에게 연락하기 | 개인정보취급방침 | 링크 투 데이터시트 | 링크교환 | 제조사별 검색 All Rights Reserved©Alldatasheet.com |
| Russian : Alldatasheetru.com | Korean : Alldatasheet.co.kr | Spanish : Alldatasheet.es | French : Alldatasheet.fr | Italian : Alldatasheetit.com Portuguese : Alldatasheetpt.com | Polish : Alldatasheet.pl | Vietnamese : Alldatasheet.vn Indian : Alldatasheet.in | Mexican : Alldatasheet.com.mx | British : Alldatasheet.co.uk | New Zealand : Alldatasheet.co.nz |
|
Family Site : ic2ic.com |
icmetro.com |