전자부품 데이터시트 검색엔진
  Korean  ▼
ALLDATASHEET.CO.KR

X  

SCF5250 데이터시트(PDF) 2 Page - Motorola, Inc

부품명 SCF5250
상세설명  SCF5250 Integrated ColdFire Microprocessor
PDF  48 Pages
Scroll/Zoom Zoom In 100%  Zoom Out
제조업체  MOTOROLA [Motorola, Inc]
홈페이지  http://www.freescale.com
Logo MOTOROLA - Motorola, Inc

SCF5250 데이터시트(HTML) 2 Page - Motorola, Inc

  SCF5250 Datasheet HTML 1Page - Motorola, Inc SCF5250 Datasheet HTML 2Page - Motorola, Inc SCF5250 Datasheet HTML 3Page - Motorola, Inc SCF5250 Datasheet HTML 4Page - Motorola, Inc SCF5250 Datasheet HTML 5Page - Motorola, Inc SCF5250 Datasheet HTML 6Page - Motorola, Inc SCF5250 Datasheet HTML 7Page - Motorola, Inc SCF5250 Datasheet HTML 8Page - Motorola, Inc SCF5250 Datasheet HTML 9Page - Motorola, Inc Next Button
Zoom Inzoom in Zoom Outzoom out
 2 / 48 page
background image
SCF5250 Integrated ColdFire® Microprocessor Data Sheet, Rev. 1.1
Introduction
Freescale Semiconductor
2
SCF5250 to replace both the microcontroller and the DSP in certain applications. Most peripheral pins can
also be remapped as General Purpose I/O pins.
1.1
Orderable Part Numbers
1.1.1
Orderable Part Table
1.2
SCF5250 Features
1.2.1
ColdFire V2 Core
The ColdFire processor Version 2 core consists of two independent, decoupled pipeline structures to
maximize performance while minimizing core size.The instruction fetch pipeline (IFP) is a two-stage
pipeline for prefetching instructions. The prefetched instruction stream is then gated into the two-stage
operand execution pipeline (OEP), which decodes the instruction, fetches the required operands, and then
executes the required function. Because the IFP and OEP pipelines are decoupled by an instruction buffer
that serves as a FIFO queue, the IFP can prefetch instructions in advance of their actual use by the OEP,
which minimizes time stalled waiting for instructions. The OEP is implemented in a two-stage pipeline
featuring a traditional RISC data path with a dual-read-ported register file feeding an arithmetic/logic unit
(ALU).
1.2.2
DMA Controller
The SCF5250 provides four fully programmable DMA channels for quick data transfer. Single and dual
address mode is supported with the ability to program bursting and cycle stealing. Data transfer is
selectable as 8, 16, 32, or 128-bits. Packing and unpacking is supported.
Two internal audio channels and the dual UART can be used with the DMA channels. All channels can
perform memory to memory transfers. The DMA controller has a user-selectable, 24- or 16-bit counter and
a programmable DMA exception handler.
External requests are not supported.
Table 1. Orderable Part Numbers
Orderable Part
Number
Maximum Clock
Frequency
Package Type
Operating
Temperature Range
Part Status
SCF5250PV120
120 MHz
144 pin QFP
-20
°C to 70°C
Leaded
SCF5250AG120
120 MHz
144 pin QFP
-20
°C to 70°C
Lead Free
SCF5250CPV120
120 MHz
144 pin QFP
-40
°C to 85°C
Leaded
SCF5250CAG120
120 MHz
144 pin QFP
-40
°C to 85°C
Lead Free
SCF5250VM120
120 MHz
196 ball MAPBGA
-20
°C to 70°C
Lead Free



Html Pages

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48


데이터시트 다운로드

Go To PDF Page


링크 URL



ALLDATASHEET 가 귀하에 도움이 되셨나요?  [ DONATE ] 

Alldatasheet는?   |   광고문의   |   운영자에게 연락하기   |   개인정보취급방침   |   링크 투 데이터시트    |   링크교환   |   제조사별 검색
All Rights Reserved©Alldatasheet.com


Mirror Sites
English : Alldatasheet.com  |   English : Alldatasheet.net  |   Chinese : Alldatasheetcn.com  |   German : Alldatasheetde.com  |   Japanese : Alldatasheet.jp
Russian : Alldatasheetru.com  |   Korean : Alldatasheet.co.kr  |   Spanish : Alldatasheet.es  |   French : Alldatasheet.fr  |   Italian : Alldatasheetit.com
Portuguese : Alldatasheetpt.com  |   Polish : Alldatasheet.pl  |   Vietnamese : Alldatasheet.vn
Indian : Alldatasheet.in  |   Mexican : Alldatasheet.com.mx  |   British : Alldatasheet.co.uk  |   New Zealand : Alldatasheet.co.nz
Family Site : ic2ic.com  |   icmetro.com